EEWORLDEEWORLDEEWORLD

Part Number

Search

VBC50A48ET

Description
14 Pin and 8 Pin / HCMOS/TTL / VCXO Oscillator
File Size110KB,2 Pages
ManufacturerETC2
Download Datasheet View All

VBC50A48ET Overview

14 Pin and 8 Pin / HCMOS/TTL / VCXO Oscillator

C A L I B E R
Electronics Inc.
PART NUMBERING GUIDE
Package
VAC = 14 Pin Dip / HCMOS-TTL / VCXO
VBC = 8 Pin Dip / HCMOS-TTL / VCXO
Inclusive Tolerance/Stability
100= +/-100ppm, 50= +/-50ppm, 25= +/-25ppm,
20= +/-20ppm, 15=±15ppm
Supply Voltage
Blank=5.0Vdc ±5% / A=3.3Vdc ±5%
Lead-Free
RoHS Compliant
VAC, VBC Series
14 Pin and 8 Pin / HCMOS/TTL / VCXO Oscillator
Environmental/Mechanical Specifications on page F5
VAC 100 A 48 F T - 155.520MHz
Duty Cycle
Blank=40-60% / T=45-55%
Frequency Deviation (Over Controll Voltage
A=±50ppm / B=±100ppm / C=±150ppm / D=±200ppm /
E=±300ppm / F=±500ppm
Operating Temperature Range
Blank = 0°C to 70°C, 27 = -20°C to 70°C, 48 = -40°C to 85°C
ELECTRICAL SPECIFICATIONS
Frequency Range (Full Size / 14 Pin Dip)
Frequency Range (Half Size / 8 Pin Dip)
Operating Temperature Range
Storage Temperature Range
Supply Voltage
Aging (at 25°C)
Load Drive Capability
Start Up Time
Pin 1 Control Voltage (Positive Transfer Characteristic)
Linearity
Input Current
1.000MHz to 20.000MHz
20.001MHz to 30.000MHz
30.001MHz to 2000.000MHz
<40.000MHz / ±25pSeconds Maximum
< 40.000MHz / ±100pSeconds Maximum
Inclusive of Operating Temperature Range, Supply
Voltage and Load
w/TTL Load
w/HCMOS Load
w/TTL Load
w/HCMOS Load
0.4Vdc to 2.4Vdc w/TTL Load; 20% to 80% of
Waveform w/HCMOS Load
@1.4Vdc w/TTL Load; @50% w/HCMOS Load
@1.4Vdc w/TTL Load or w/HCMOS Load
Revision: 1997-C
1.500MHz to 200.000MHz
1.000MHz to 40.000MHz
0°C to 70°C / -20°C to 70°C / -40°C to 85°C
-55°C to 125°C
5.0Vdc ±5%, 3.3Vdc ±5%
±5ppm / year Maximum
10TTL Load or 15pF HCMOS Load Maximum
10mSeconds Maximum
2.5Vdc ±2.0Vdc
±20%
20mA Maximum
40mA Maximum
60mA Maximum
>40.000MHz / ±50pSeconds Maximum
>40.000MHz / ±200pSeconds Maximum
±100ppm, ±50ppm, ±25ppm, ±20ppm, ±15ppm
(20ppm and 15ppm= 0°C to 70°C Only)
One Sigma Clock Jitter
Absolute Clock Jitter
Frequency Tolerance / Stability
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise Time / Fall Time
Duty Cycle
Frequency Deviation Over Control Voltage
2.4Vdc Minimum
Vdd –0.5Vdc Minimum
0.4Vdc Maximum
0.5Vdc Maximum
5nSeconds Maximum
50 ±10% (Standard)
50±5% (Optional)
A=±50ppm Min. / B=±100ppm Min. / C=±150ppm Min. / D=±200ppm Min. / E=±300ppm Min. /
F=±500ppm Min.
MECHANICAL DIMENSIONS
13.2
MAX
Marking Guide on page F3-F4
13.2
0.9
MAX
MAX
7.620
±.203
7.620
±0.203
5.08
MIN
20.8
MAX
15.240 14 1
±0.203
8
7
0.457
±0.1
(X4)
13.2
MAX
7.620
±0.203
8
5
1
4
0.457±01
(X4)
5.08
0.8 ±0.1
14 Pin Full Size
All Dimensions in mm.
Pin 1: Control Voltage (Vc)
Pin 7: Case Ground
MAX
Insulated Standoffs
(Glass)
8 Pin Half Size
Insulated Standoffs
All Dimensions in mm.
Pin 1: Control Voltage (Vc)
Pin 4: Case Ground
(X3)
5.08
MIN
5.6
MAX
Pin 8: Output
Pin 14: Supply Voltage
Pin 5: Output
Pin 8: Supply Voltage
TEL
949-366-8700
FAX
949-366-8707
WEB
http://www.caliberelectronics.com
Which browser is better now? What browser do you use?
[align=center][/align] [size=4]Now Firefox is really rubbish, it opens slowly and needs to be upgraded frequently. The interface is not refreshing. [/size] [size=4]I switched to a domestic browser, 36...
高进 Embedded System
How to Improve VRLA Batteries
How to Improve VRLA Batteries The main purpose of lead-acid battery research and development:——Achieve maximum discharge capacity and deep discharge application;——After multiple charge and discharge c...
zbz0529 Embedded System
[Original] EDA data sharing
PCB engineers need to pay attention to many things. PCB engineers often draw computer motherboards and are very proficient in excellent tools such as Allegro. However, it is a pity that they rarely kn...
护花使者 FPGA/CPLD
Help: Debugging the flash read/write protection program, JLINK cannot download the program?
After running a program to write flash read protection and write protection, jLink cannot download and debug (this is expected).But when I run the "J-link stm32 unlock" program to remove the protectio...
思想者 stm32/stm8
Excellent materials, no points required: National College Student Electronic Design Competition Intelligent Control Special
The electronic design competition is coming again. Xiaoguan went to the EE Download Center to collect some high-quality tutorials on intelligent control from previous years of electronic design compet...
高进 Electronics Design Contest
Ideal M7--STM32F769I-DISCO Review--Preparation (0)
[align=left][font=宋体] I am fortunate to have obtained the qualification to evaluate STM32F769I-DISCO. I will definitely live up to expectations and share it with you. [/font][/align][align=left][font=...
okwh Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2212  1634  2587  1280  218  45  33  53  26  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号