EEWORLDEEWORLDEEWORLD

Part Number

Search

IM804E-23-BS-66.66666MHZ

Description
66.66666MHz Nom,
CategoryPassive components    oscillator   
File Size660KB,9 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Environmental Compliance
Download Datasheet Parametric View All

IM804E-23-BS-66.66666MHZ Overview

66.66666MHz Nom,

IM804E-23-BS-66.66666MHZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145154398840
package instructionDILCC4,.06,48
Reach Compliance Codecompliant
Other featuresSTANDBY; ENABLE/DISABLE FUNCTION
maximum descent time2 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals4
Nominal operating frequency66.66666 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVCMOS/HCMOS
Output load15 pF
Encapsulate equivalent codeDILCC4,.06,48
physical size2.0mm x 1.6mm x 0.8mm
longest rise time2 ns
Maximum supply voltage3.08 V
Minimum supply voltage2.52 V
Nominal supply voltage2.8 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
MEMS Oscillator, Low Power, LVCMOS/HCMOS Compatible, Standard Frequencies
Features:
Standard Frequencies between 3.570 MHz to 77.760MHz
Direct pin to pin drop-in replacement for industry-standard packages
LVCMOS/HCMOS Compatible Output
Industry-standard package 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2 mm x mm
Pb-free, Halogen-free, Antimony-free
RoHS and REACH compliant
Fast delivery times
IM804 Series
Typical Applications:
Fibre Channel
Server and Storage
GPON, EPON
100M / 1G /10G Ethernet
Electrical Specifications:
Frequency Range
Frequency Stability
Operating Temperature
Supply Voltage (Vdd) 10%
Current Consumption
OE Disable Current
Standby Current
Waveform Output
Symmetry
Rise / Fall Time
Logic “1”
Logic “0”
Input High Voltage
Input Low Voltage
Input Pull-up Impedance
Startup Time
Enable/Disable time
Resume Time
RMS Period Jitter
Peak-to-peak Period Jitter
RMS Phase Jitter (random)
Standard Frequencies
3.57 MHz to 77.76MHZ
See Part Number Guide
See Part Number Guide
See Part Number Guide
3.8 mA typ./ 4.5 mA max
3.7 mA typ./ 4.2 mA max
3.5 mA typ./ 4.1 mA max
4.2 mA max
4.0 mA max
2.6 µA typ./ 4.3 µA max
1.4 µA typ. / 2.5 µA max
0.6 µA typ. / 1.3 µA max
LVCMOS / HCMOS
45%/55%
1.0 nSec typ./ 2.0 nSec max
1.3 nSec typ./ 2.5 nSec max
90% of Vdd min
10% of Vdd max
70% of Vdd min
30% of Vdd max
50kΩ min / 87kΩ typ. 150kΩ max
2.0MΩ min
5.0 mSec max
138 nSec max
5.0 mSec max
1.8pSec typ./ 3.0pSec max
1.8pSec typ./ 3.0pSec max.
12.0 pSec typ./ 25.0 pSec max
14.0 pSec typ./ 30.0 pSec max
0.5pSec typ./ 0.9 pSec max
1.3pSec typ./ 2.0pSec max
See List of Supported Frequencies (Below)
Inclusive of Initial Tolerance, Operating Temperature Range, Load,
Voltage, and Aging
No load condition, F = 20 MHz, Vdd = +2.8 V to +3.3 V
No load condition, F = 20 MHz, Vdd = +2.5 V
No load condition, F = 20 MHz, Vdd = +1.8 V
Vdd = +2.5 V to +3.3 V, OE = GND, Output in high-Z state
Vdd = +1.8 V, OE = GND, Output in high-Z state
ST
= GND, Vdd = +2.8 V to +3.3V
ST
= GND, Vdd = +2.5 V
ST
= GND, Vdd = +1.8 V
50% of waveform all Vdds
Vdd = +2.5 V, +2.8 V, + 3.0 V or +3.3 V from 20% to 80% of waveform
Vdd = +1.8 V from 20% to 80% of waveform
Pin 1, OE or
ST
Pin 1, OE or
ST
Pin 1, OE logic high or logic low or
ST
logic high
Pin 1,
ST
logic Low
Measured from the time Vdd reaches its rated min value
F = 77.76 Mhz. For other frequencies, T_oe =100 nSec + 3*cycles
Measured from the time
ST
pin crosses 50% threshold
F = 75 MHz, Vdd = +2.5 V, +2.8 V, + 3.0 V or +3.3 V
F = 75 MHz, Vdd = +1.8 V
F = 75 MHz, Vdd = +2.5 V, +2.8 V, + 3.0 V or +3.3 V
F = 75 MHz, Vdd = +1.8 V
F = 75 MHz, Integration Bandwidth = 900 kHz to 7.5 MHz
F = 75 MHz, Integration Bandwidth = 12 kHz to 20.0 MHz
Notes:
All min and max limits are specified over temperature and rated operating voltage with 15pF output unless otherwise stated.
Typical values are at +25ºC and nominal supply voltage.
List of Supported Frequencies (in MHz)
3.570000
18.432000
28.636300
33.333330
54.000000
66.666660
4.000000
19.200000
30.000000
35.840000
60.000000
72.000000
4.096000
20.000000
31.250000
37.500000
62.500000
74.175824
6.000000
24.000000
32.768000
38.000000
65.000000
74.176000
7.372800
24.576000
33.000000
38.400000
66.000000
74.250000
8.192000
25.000000
33.300000
40.000000
66.600000
75.000000
10.000000
25.000625
33.330000
40.500000
66.660000
77.760000
12.000000
26.000000
33.333000
48.000000
66.666000
14.000000
27.000000
33.333300
50.000000
66.666600
ILSI America Phone 775-851-8880
Fax 775-851-8882
●email:
e-mail@ilsiamerica.com
www.ilsiamerica.com
Specifications subject to change without notice
Rev: 01/6/17_A
Page 1 of 9
Photos of the inside of a FLUKE oscilloscope to see if there is anything we can learn from it
[color=#0000ff]I took some photos of the inside of the FLUKE1 oscilloscope to see if there is anything I can learn from it[/color]...
disheng DIY/Open Source Hardware
What are the constraints of FPGA and ARM control timing?
module fpga_arm( input clk ,input arm_cs,arm_wr,input [2:0]arm_addr ,input [15:0]arm_data ,input rst ,output test_en) ;always @(posedge clk or negedge rst)beginif (rst)cnt_enelse if (!arm_cs && !arm_w...
eeleader FPGA/CPLD
How to implement the double press and long press recognition function of the microcontroller button?
I designed a 4-key keypad using C51 programming. I want the program to determine whether the key is double-clicked or long-pressed. In the double-click recognition part, I want to set the interval bet...
frankwz Embedded System
【Altera SoC Experience Tour】+ Compiling u-boot and kernel for ARM development on Lark
This part is quite boring and requires patience. If you make a mistake in entering a command, the result may be incorrect. Then follow the above article [Altera SoC Experience Tour] + Lark ARM develop...
zhaoyongke FPGA/CPLD
Transistor failure problem
Recently, I was debugging a circuit that uses a transistor (NPN) to achieve high and low level reversal. As shown in the figure, I found a strange failure problem: after a short period of operation, w...
一叶知秋 Analog electronics
Definition of waveform overshoot on sampling resistor in constant current source application
The circuit diagram is shown in Figure 1, and Figure 2 is the waveform on the sampling resistor R detected by a differential probe. The problem is as follows: 1. Which of the following methods is used...
xiaxingxing Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 315  2661  1984  356  1954  7  54  40  8  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号