EEWORLDEEWORLDEEWORLD

Part Number

Search

ISM91-3263BO-1.000

Description
Oscillator, 1MHz Min, 170MHz Max, 1MHz Nom
CategoryPassive components    oscillator   
File Size97KB,1 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Environmental Compliance
Download Datasheet Parametric View All

ISM91-3263BO-1.000 Overview

Oscillator, 1MHz Min, 170MHz Max, 1MHz Nom

ISM91-3263BO-1.000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid109172940
package instructionDILCC4,.2,200
Reach Compliance Codecompliant
Installation featuresSURFACE MOUNT
Number of terminals4
Maximum operating frequency170 MHz
Minimum operating frequency1 MHz
Nominal operating frequency1 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC
Encapsulate equivalent codeDILCC4,.2,200
power supply3.3 V
Certification statusNot Qualified
Maximum slew rate70 mA
Nominal supply voltage3.3 V
surface mountYES
SMD Oscillator, TTL / HC-MOS
Ceramic Package, 5 mm x 7 mm
Frequency
Output Level
Level
Duty Cycle
Rise / Fall Time
Output Load
Frequency Stability
Start-up Time
Enable / Disable Time
Jitter
Supply Voltage
Current
Temperature
Operating
Storage
Environmental / Tape and Reel
Package Information
1 MHz to 170.000 MHz
ISM91 Series
TTL
HC-MOS
‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.
‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.
Specify 50%
±
10% or
±
5% See Table
5 nS Max. @ Vcc = +3.3 VDC, 10 nS Max. @ Vcc = +5 VDC ***
Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL
See Table
See Frequency Stability Table
(Includes room temperature tolerance and stability over operating temperature)
10 mS Max.
100 nS Max.
1 MHz to 75 MHz - 5 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods), 1.5 pS RMS (1 sigma) Max.
integrated jitter (12KHz to 20MHz), 50 pS p-p Max. total jitter (100K adjacent periods)
76 MHz to 170 MHz - 3 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods), 1 pS RMS (1 sigma) Max.
integrated jitter (12KHz to 20MHz), 30 pS p-p Max. total jitter (100K adjacent periods)
See Input Voltage Table, tolerance
±5
%
70 mA Max. ***
See Operating Temperature Table
-55° C to +125° C
See Appendix B for Environmental information, Appendix C for Tape and Reel information
MSL = N.A., Termination = e4
Tri-State Function
Pin 1 Open
Enable
Pin 1
70% Vdd
Enable
Pin 1
30% Vdd
Disable
Part Number Guide
Package
Input
Voltage
5 = 5.0 V
3 = 3.3 V
7 = 3.0 V
2 = 2.7 V
6 = 2.5 V
1 = 1.8 V*
Sample Part Number:
Operating
Temperature
1 = 0° C to +70° C
6 = -10° C to +70° C
3 = -20° C to +70° C
4 = -30° C to +75° C
2 = -40° C to +85° C
Symmetry
(Duty Cycle)
5 = 45 / 55 Max.
6 = 40 / 60 Max.
ISM91 - 3251BH - 20.000
Output
1 = 10TTL / 15 pF HC-MOS
3 = 15 pF HC-MOS
6 = 30 pF
5 = 50 pF HC-MOS (<40 MHz)
Stability
(in ppm)
**E =
±10
**D =
±15
**F =
±20
**A =
±25
B =
±50
C =
±100
Enable /
Disable
H = Enable
O = N/C
- 20.000 MHz
Frequency
ISM91 -
NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and Gnd (pin 2) to minimize power supply noise.
* Not available at all frequencies. ** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.
6/08
ILSI America
Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com
Specifications subject to change without notice
D7
Please help me see how this package is drawn
There is a package of a camera module cable in the attachment I uploaded. What I need to draw is the socket that connects this cable. Can you please help me?...
樱花锦 PCB Design
zlIP speed problem
I am using zlIP to do TCP communication between PC and MCU. MCU is the server and PC is the client. After the connection, PC sends data once and waits for MCU to process it and then sends back a group...
zhuxiaoying Embedded System
Super funny jokes, I won’t post them if they are not classics
[url=http://it.sohu.com/upload/blogfool/happy.html][color=#0000ff]http://it.sohu.com/upload/blogfool/happy.html[/color][/url]...
jxb01033016 Talking
Shocking N95 phone hardware schematics!
...
bootloader Embedded System
Schematic Library
I need to draw a chip with many pins recently. I want to divide it into several parts to draw the schematic library, but I don't know how to draw it. Is the final package the package of the entire chi...
13815346101 PCB Design
Flash and SRAM address data line multiplexing
When designing the flash and sram address data lines in hardware , the establishment of sopc requires a three-state bridge, and then the added CFI and S RAM controller are hung on the three-state brid...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2482  2048  2817  1554  2307  50  42  57  32  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号