500P23B115JL4C datasheet, PDF - EEWORLD Datasheet

500P23B115JL4C: DescriptionCeramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, BX, -/+15ppm/Cel TC, 1.1uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500P23B115JL4C Overview

Ceramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, BX, -/+15ppm/Cel TC, 1.1uF,

Parameter Name	Attribute value
Objectid	864329356
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	1.1 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	9.525 mm
JESD-609 code	e0
length	25.718 mm
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
series	P(SMT)
Temperature characteristic code	BX
Temperature Coefficient	-/+15ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	12.7 mm

About Serial Communication: I use msp430f169+max3221E, and I downloaded the sample program into it, butthe serial port debugging assistant sent characters but received nothing.I used a multimeter to measure it and found that the...; 汪园园 Microcontroller MCU

Help…: I just bought a new computer. I don't know why. Every time I compile a NIOS project, the computer automatically restarts. I can't even reinstall the system. I want to ask, what is the reason? . . Has ...; niuhuang123 Embedded System

Atmel's small reader/writer transponder IDIC is suitable for the new generation of access control ISO cards and key cards: Atmel has introduced its ATA5567 (330 bits) small reader-writer transponder identification integrated circuit ( IDIC ) with unique identification capabilities. This product is optimized for the new ge...; frozenviolet Automotive Electronics

FPGA Basics 2: This will allow you to work with the layout engineer at the beginning of the design process to plan PCB routing, redundancy planning, thermal issues, and signal integrity. FPGA tools may be able to he...; eeleader FPGA/CPLD

1: [i=s]This post was last edited by anrui-2021 on 2021-12-22 11:33[/i]1...; anrui-2021 Analogue and Mixed Signal

EVC listCtrl background transparent: How to make listCtrl transparent (with background image, EVC)...; rissun Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components