EEWORLDEEWORLDEEWORLD

Part Number

Search

WCTQ10169801C

Description
RES NET,THIN FILM,69.8K OHMS,200WV,.2% +/-TOL,-100,100PPM TC,0303 CASE
CategoryPassive components    The resistor   
File Size98KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

WCTQ10169801C Overview

RES NET,THIN FILM,69.8K OHMS,200WV,.2% +/-TOL,-100,100PPM TC,0303 CASE

WCTQ10169801C Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1178108733
package instructionSMT, 0303
Reach Compliance Codeunknown
ECCN codeEAR99
structureChip
Manufacturer's serial numberCTQ
Network TypeCenter Tap
Number of terminals6
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length0.762 mm
Package formSMT
Package width0.762 mm
method of packingTray
Rated power dissipation(P)0.06 W
GuidelineMIL-STD-883
resistance69800 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesCTQ
size code0303
Temperature Coefficient-100,100 ppm/°C
Tolerance0.2%
Operating Voltage200 V
CTQ
Vishay Electro-Films
Thin Film Center-Tapped Resistors
CHIP
RESISTORS
FEATURES
Product may
not be to scale
Wire bondable
Center tap feature
Chip size: 0.030 inches square
Resistance range total: 10
Ω
to 1 MΩ
Resistor material: Tantalum nitride, self-passivating
Moisture resistant
Quartz substrate
Low shunt capacitance < 0.1 pF
I
V
The CTQ series resistor chips offer a wide resistance range with
lower shunt capacitance than can be offered with the silicon
based resistors but only at a lower power level.
The CTQ offers the designer flexibility in use as either a
single value resistor or as two resistor with a center tap
feature. The CTQs six bonding pads allows the user
increased layout flexibility.
The CTQs are manufactured using Vishay Electro-Films
(EFI) sophisticated thin film equipment and manufacturing
technology. The CTQs are 100 % electrically tested and
visually inspected to MIL-STD-883.
R
A
R
B
V
I
V
APPLICATIONS
The CTQ center-tapped resistor chips are used mainly in feedback circuits of amplifiers where ratio matching, low shunt
capacitance and tracking between two resistors is critical.
For low values, the resistance of the six bonding pad configuration can vary, depending on the method of measurement used.
Vishay EFI measures low-value resistors by the four-wire kelvin technique.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES AND TOLERANCES
Tightest Standard Tolerance Available
0.5 %
0.1 %
PROCESS CODE
CLASS H*
CLASS K*
132
130
131
102
100
101
*MIL-PRF-38534 inspection criteria
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
10
Ω
25
Ω
100
Ω
360 kΩ 620 kΩ 1 MΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
TCR Tracking Between Halves (R
A
,
R
B
)
Center Tap Ratio,
R
A
/R
B
: Tolerance
Noise, MIL-STD-202, Method 308, 100
Ω
- 250 kΩ
< 100
Ω
or > 251 kΩ
Moisture Resistance, MIL-STD-202, Method 106
Stability, 1000 h, + 125 °C, 30 mW
Operating Temperature Range
Thermal Shock, MIL-STD-202, Method 107, Test Condition F
High Temperature Exposure, + 150 °C, 100 h
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to Zero at + 175 °C)
5 x Rated Power Short-Time Overload, + 25 °C, 5 s
*5 ppm/°C for
R
< 100. 20 ppm/°C for
R
< 20
www.vishay.com
82
For technical questions, contact: efi@vishay.com
Document Number: 61030
Revision: 13-Mar-08
± 2 ppm/°C*
1 ± 1 % standard
- 35 dB typ.
- 20 db typ.
± 0.5 % max.
ΔR/R
± 0.25 % max.
ΔR/R
- 55 °C to + 125 °C
± 0.1 % max.
ΔR/R
± 0.2 % max.
ΔR/R
400 V
10
12
min.
200 V
60 mW
± 0.25 % max.
ΔR/R
%
What is the lifting principle of the computer chair? What should I do if it cannot be raised after being lowered?
What is the lifting principle of a computer chair? What should I do if it cannot be raised after it is lowered? Can anyone dissect its internal structure? [font=宋体][size=10.5pt][color=#000000]...
dontium Talking
Unable to perform JTAG emulation
I have already pinned it out, the voltage is 3.25V, the target chip is TMS320F28069, there is no EMU0, EMU1 pin, an error occurs.[[i] This post was last edited by cl17726 on 2013-6-29 13:45[/i]]...
cl17726 Microcontroller MCU
[FPGA entry to actual combat] Common Verilog skills (Part 1, Part 2) Source code & Q&A
[FPGA entry to actual combat] Verilog basic syntax, module writing, common Verilog skills (Part 1 and 2) Source code:If students do not understand the knowledge points in the video, they can ask quest...
laokai FPGA/CPLD
Regarding PWM gradient, please give me more advice
First of all, I would like to thank the moderator and all the experts for their guidance on the previous issue.Now, there is another problem: I want to make the red light dim and the blue light bright...
esobao MCU
Can Segger's Jlink be used to debug the LM3S9000 series?
Just as the title says....
438629087 Microcontroller MCU
What is the working principle of LDO?
What is the working principle of LDO? How does it ensure the output voltage is stable when the load current is constantly changing? For example, 5V to 3.3V...
debugme Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 193  2710  1680  1130  988  4  55  34  23  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号