8221VAMA050GH050 datasheet, PDF

8221VAMA050GH050: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 400V, 20% +Tol, 20% -Tol, 220uF; CategoryPassive components capacitor; File Size107KB，2 Pages; ManufacturerFenghua (HK) Electronics Ltd.

Download Datasheet Parametric View All

8221VAMA050GH050 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 400V, 20% +Tol, 20% -Tol, 220uF

Parameter Name	Attribute value
Objectid	1214419578
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	220 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	35 mm
dielectric materials	ALUMINUM
length	50 mm
Manufacturer's serial number	GH(400V)
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-25 °C
Package form	Screw Ends
method of packing	Box
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	400 V
series	GH(400V)
Terminal pitch	12.7 mm

[NUCLEO-L452RE evaluation] Using Victory 4-digit and a half meter to measure the low power consumption current of STM32L452: [i=s] This post was last edited by zhjb1 on 2017-6-17 15:40 [/i] After some research on the application project, the best multimeter on hand is the Victory 4.5-digit 86E meter with automatic recording...; zhjb1 stm32/stm8

Verilog HDL simulation reports this error, what is the reason: Use modelsim to simulate a simple Verilog program: module 2_n and (in1,in2,out); input in1,in2；output out; assign out=~(in1&in2); endmodule When compiling, an error message appears: near "module": syn...; eeleader-mcu FPGA/CPLD

Spend the Spring Festival and recognize the prawns here: rt...; withoutpoem Embedded System

Ask a question about UCOS interrupt task: Suppose a task is interrupted during execution, and then after saving the scene and entering the interruption, a higher priority task is found. At this time, the higher priority task is executed. When...; jlinkv8 Real-time operating system RTOS

Using Verilog to implement an SDRAM controller based on FPGA: Use Verilog to implement an FPGA-based SDRAM controller....; fanfanme FPGA/CPLD

Sound processing in mobile (Error in calling API, experts welcome): MMRESULT mres; if (mres = waveOutOpen(&hWaveOut, WAVE_MAPPER, &lpFormat, (DWORD_PTR)sb_callback, (DWORD_PTR)pDeviceMemory, CALLBACK_FUNCTION) !=0) { printf("Open the wave out devices failed!"); goto e...; yeluoke Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components