EEWORLDEEWORLDEEWORLD

Part Number

Search

1812N122C500LB

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 0.0208% +Tol, 0.0208% -Tol, C0G, -/+30ppm/Cel TC, 0.0012uF, 1812,
CategoryPassive components    capacitor   
File Size328KB,7 Pages
ManufacturerAAC [American Accurate Components]
Websitehttp://www.aacix.com/
Environmental Compliance
Download Datasheet Parametric View All

1812N122C500LB Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 0.0208% +Tol, 0.0208% -Tol, C0G, -/+30ppm/Cel TC, 0.0012uF, 1812,

1812N122C500LB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid817812672
package instruction, 1812
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance0.0012 µF
Capacitor typeCERAMIC CAPACITOR
Custom functionsOther Size,Cap,Volt & 13\" Reel Available
dielectric materialsCERAMIC
high1.2 mm
JESD-609 codee3
length4.5 mm
multi-layerYes
negative tolerance0.0208%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance0.0208%
Rated (DC) voltage (URdc)50 V
series1812N(10-50V)
size code1812
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width3.2 mm
Multilayer Ceramic Chip Capacitors Products – NPO, X7R, Y5V
HOW TO ORDER
0603
N
101
J
500
N
T
Packaging Code
T = 7” reel/paper tape
Termination
N = Ag/Ni/SnPb
B = Cu/Ni/SnPb
B = Bulk
L = Ag/Ni/Sn
C = Cu/Ni/Sn
251 = 250V
501 = 500V
102 = 1000V
Voltage (VDCW)
100 = 10V
500 = 50V
160 = 16V
101 = 100V
250 = 25V
201 = 200V
APPLICATIONS
LC and RC tuned circuit
Filtering, Timing, & Blocking
Coupling & Bypassing
Frequency discriminating
Decoupling
Capacitance Tolerance (EIA Code)
B =
±0.1pF
F =
±1%
K =
±10%
C =
±0.25pF
G =
±2%
M =
±20%
Z = -20+80%
D =
±0.50pF
J =
±5%
Capacitance
Two significant digits followed by # of zeros
(e.g. 101 = 100pF, 102 = 1000pF, 103 = 10nF)
Dielectric
N = COG (NPO)
Size Code
0402
0805
0603
1206
B = X7R
1210
1804
F = Y5V
SCHEMATIC
L
W
T
1812
E
E
NPO
Ultra-stable
Low dissipation factor
Tight tolerance available
Good frequency performance
No aging of capacitance
X7R
Semi-stable High K
High volumetric efficiency
Highly reliable in high temp. applications
High insulation resistance
Y5V
High volumetric efficiency
Non-polar construction
General purpose, High K
DIMENSIONS
Size
Length (L)
Width (W)
Termination (E)
0402
.040±0.0002
1.00±0.05
0.020±0.002
0.50±0.05
.010+.002/-.004
0.25+0.05/-0.10
0603
0.063±0.004
1.60±0.10
0.03±0.004
0.80±0.07
0.015±0.006
0.40±0.15
0805
0.080±0.006
2.00±0.15
0.050±0.006
1.25±0.15
0.020±0.008
0.50±0.20
1206
0.125±0.006
3.20±0.15
0.063±0.006
1.60±0.15
0.025±0.008
0.60±0.20
1210
0.125±0.012
3.20±0.30
0.100±0.008
2.50±0.20
0.030±0.010
0.75±0.25
1808
0.180±0.015
4.50±0.40
0.081±0.010
2.03±0.25
0.030±0.010
0.75±0.25
1812
0.180±0.015
4.50±0.40
0.125±0.012
3.20±0.30
0.030±0.010
0.75±0.25
ELECTRICAL RATING
Dielectric
Capacitance Range
Capacitance Tolerance
Dissipation Factor
T.C.C.
Test Parameters (@25°C)
Operating Temperature
Insulation Resistance
≤100pF
>1000pF
NPO (COG)
0.5pF ~ 10nF
±0.1pF, ±0.25pF, ±0.50pF
±1%, ±2%, ±5%, ±10%
>30pF, 0.1% Max
0±30ppm/°C
1.0±0.2Vrms, 1MHz±10%
1.0±0.2Vrms, 1KHz±10%
-55 ~ +125°C @ 25°C
+25°C, 10GΩ min or 500Ω-F min,
whichever is less
X7R (BME)
100pF ~ 1µF
±5%, ±10%, ±20%
6.3V:
10V & 16V:
25V & 50V:
5.0%
3.5%
2.5%
Y5V
10nF ~ 10µF
±20%,
-20+80%
6.3V:
10V & 16V:
25V & 50V:
5.0%
3.5%
2.5%
0±15ppm/°C
1.0±0.2Vrms, 1KHz±10%
-55 ~ +125°C @ 25°C
+25°C, 10GΩ min or 500Ω-F min,
whichever is less
+30%/-80%ppm/°C
1.0±0.2Vrms, 1KHz±10%
-25 ~ +85°C @ 20°C
+25°C, 10GΩ min or 500Ω-F min,
whichever is less
570 West Lambert Road, Suite M, Brea, CA 92821
TEL: 714-255-9186 FAX: 714-255-9291
American Accurate Components, Inc.
1
Xilinx FPGA Data Sharing
[i=s] This post was last edited by tao282515641 on 2014-1-23 10:37 [/i] Xilinx experimental training materials sharing:)...
tao282515641 FPGA/CPLD
triode
As shown in the figure, the transistor has the function of current amplification, but how to apply this function? How to achieve signal amplification in the figure below? I don’t understand. Thank you...
JERRR Analog electronics
How is the closed-loop bandwidth of 143Khz calculated?
Does anyone know? Please give me some advice. I have a poor foundation and can't calculate. Please don't criticize me too much....
天天1 Analogue and Mixed Signal
AD Selection Information
Detailed AD selection information 6bits~24bits, 16.6SPS~400MSPS...
sonw2010 DIY/Open Source Hardware
How to remove AP from image?
As the title says, I want to remove APs from the image one by one. How can I do this?...
kunlun Embedded System
MCS-51 single chip microcomputer development system and monitoring analysis
Title: MCS-51 Single Chip Microcomputer Development System and Monitoring Analysis Author: Wang Shuxun Publisher: Machinery Industry Press Publication Date: 1992 Number of Pages: 151 pages Describes t...
wzt 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 990  2204  1466  2844  266  20  45  30  58  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号