STV0196B
QPSK/BPSK DEMODULATOR AND FEC IC
.
.
.
.
.
.
.
.
.
.
.
FRONT-END INTERFACE
I AND Q 6 BITS DIGITAL INPUTS AT 2Fs
QPSK DEMODULATION (Two Modes : A and B)
INPUT SYMBOL FREQUENCY (Fs) UP TO
30MSYMBOLS/S
DIGITAL NYQUIST ROOT FILTER :
ROLL-OFF VALUE OF 0.35 IN MODE A
DIGITAL CARRIER LOOP :
- ON-CHIP DEROTATOR AND TRACKING
LOOP
- CARRIER OFFSET INDICATOR
- LOCK DETECTOR
- C/N INDICATOR FOR DISH POSITIONING
DIGITAL TIMING RECOVERY :
- INTERNAL TIMING ERROR EVALUATION
AND FILTER
- OUTPUT CONTROL SIGNAL FOR A 2Fs
EXTERNAL VCO OR VCXO
DIGITAL AGC :
- INTERNAL SIGNAL POWER ESTIMATION
AND FILTER
- OUTPUT CONTROL SIGNAL FOR AGC
(1 BIT PULSE DENSITY MODULATION)
DESCRIPTION
Designed for the fast growing direct broadcast
satellite (DBS) digital TV receiver market,
the SGS-THOMSON STV0196B Digital Satellite
Receiver Front-end integrates all the functions
needed to demodulate incoming digital satellite TV
signals from the tuner : Nyquist filters, QPSK/BPSK
demodulator, signal power estimator, automatic
gain control, Viterbi decoder, deinterleaver, Reed-
Solomon decoder and energy dispersal descram-
bler. This high level of integration greatly reduces
the package count and cost of a set top box. The
demodulator blocks are suitable for a wide range
of symbol rates while the advanced error correction
functions guaranteea low error rate even with small
receiver antennas or low power transmitters.
The STV0196B has multistandard capability.
It is fully compliant with the recently defined Digital
Video Broadcasting (DVB) standard (already
adopted by satellite TV operators in the USA,
Europe and Asia) and also compatible with the
main consumer digital satellite TV standards in use.
FORWARD ERROR CORRECTION
INNER DECODER :
- VITERBI SOFT DECODER FOR CONVOLU-
TIONAL CODES, CONSTRAINT LENGTH
M = 7, RATE 1/2
- PUNCTURED CODES 1/2, 2/3, 3/4, 5/6 AND
7/8 IN MODE A
- AUTOMATIC OR MANUAL RATE AND
PHASE RECOGNITION
DEINTERLEAVER :
- WORD SYNCHRO EXTRACTION
- CONVOLUTIVE DEINTERLEAVER
OUTER DECODER :
- IN MODE A : REED-SOLOMON DECODER
FOR 16 PARITY BYTES ; CORRECTION OF
UP TO 8 BYTE ERRORS
- BLOCK LENGTHS : 204 IN MODE A
- ENERGY DISPERSAL DESCRAMBLER
PQFP64
(Plastic Package)
ORDER CODE :
STV0196B
CONTROL
I
2
C SERIAL BUS
September 1996
1/23
STV0196B
PIN CONNECTIONS
TEST
TEST
V
DD
V
SS
Q0
Q1
Q2
Q3
Q4
Q5
I0
I1
I2
I3
I4
I5
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
TEST
TEST
V
S S
V
DD
TEST
TEST
V
S S
V
DD
V
S S
V
DD
V
S S
V
DD
TEST
TEST
TEST
TEST
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
M_CLK
MODE
CLKREC
V
DD
AGC
V
DD
V
S S
V
S S
SDA
SCL
V
DD
V
S S
NRES
D60
ERROR
D/P
V
DD
CK_OUT
V
DD
D0
D1
D2
D3
D4
D5
D6
D7
V
SS
TEST
TEST
STR_OUT
V
SS
2/23
0196B-01.EPS
STV0196B
PIN LIST
Pin Number
SIGNAL INPUTS
51, 52, 53, 54, 55, 56
57, 58, 59, 60, 61, 62
48
46
44
35
SIGNAL OUTPUTS
26, 25, 24, 23,
22, 21, 20, 19
29
30
33
34
2
Pin Name
I [5..0]
Q [5..0]
M_CLK
CLKREC
AGC
D60
D [7..0]
CK_OUT
STR_OUT
D/P
ERROR
SCL
SDA
MODE
TEST
V
SS
V
DD
NRES
Type
I
I
I
O
O
O
O
O
O
O
O
I
I/O
I
O
I
I
I
Pin Description
In Phase Component, at twice the symbol frequency (2Fs).
In Quadrature Component, at twice the symbol frequency (2Fs).
Master Clock Input, 2Fs. Sampling Clock of the External A to D Converters.
1 Bit Control Signal for the External CLK VCO. It must be Low-pass Filtered.
1 Bit Control Signal for the External AGC. It must be Low-pass Filtered.
M_CLK Divided by 60
Output Data
Output Byte Clock
Output Synchronization Byte Signal
Data/Parity Signal
Output Error Signal. Set in Case of uncorrected Block.
Serial Clock
Serial Data Bus
0 = Mode A, 1 = Mode B
Reserved for Manufacturing Test. It must remain unconnected
Ground References
3.3V Supply
Negative Reset
0196B-01.TBL
FRONT END CONTROLS
I C MICRO INTERFACE
39
40
OTHER
47
1, 2, 5, 6, 13, 14, 15,
16, 17, 18, 63, 64
3, 7, 9, 11, 28, 32,
37, 41, 42, 49
4, 8, 10, 12, 27,
31, 38, 43, 45, 50
36
BLOCK DIAGRAM
I[5...0]
Q[5...0]
NYQUIST
FILTER
DEROTATOR
AGC
AGC
CLKREC
TIMING
RECOVERY
DCO
LOCK
INDICATOR
CARRIER
OFFSET
MEASURE
CARRIER PHASE
TRACKING LOOP
C/N
INDICATOR
D60
M_CLK
SCL
SDA
DIVIDE BY 60
VITERBI DECODER
I
2
C BUS
INTERFACE
DEINTERLEAVER
D/P
REED SOLOMON DECODER
ERROR
STR_OUT
MODE
ENERGY DESCRAMBLER
CK_OUT
0196B-02.EPS
STV0196B
V
DD
V
SS
D[7..0]
3/23
STV0196B
FUNCTIONAL DESCRIPTION
I - I
2
C BUS SPECIFICATION
This is the standard I
2
C protocol.
The device address is ”1101000” ; the first byte is therefore Hex D0 for a write operation and Hex D1 for a
read operation.
I.1 -
The
The
The
The
The
The
Write Operation
first byte is the device address plus the direction bit (R/W = 0).
second byte contains the internal address of the first register to be accessed.
next byte is written in the internal register.
following (if any) bytes are written in successive internal registers.
transfer lasts until stop conditions are encountered.
STV0196B acknowledges every byte transfer.
I.2 - Read Operation
The address of the first register to read is programmed in a write operation without data, and terminated
by stop condition.
Then another start is followed by the device address and R/W = 1 ; all successive bytes are now data read
at successive positions starting from the initial address.
The STV0196B acknowledges every byte transfer.
Example :
Write registers 0 to 3 with AA,BB,CC,DD
Start
Device Address,
Write D0
ACK
Internal
Address
ACK
Data
AA
ACK
Data
BB
ACK
Data
CC
ACK
Stop
Read registers 2 and 3
Start
Device Address,
Write D0
Device Address,
Read D1
ACK
ACK
Data Read
BB
Register Address 01
Data Read
CC
ACK
Stop
Start
ACK
ACK
Stop
I.3 - Identification Register
This read only register gives the release number of the circuit in order to ensure software compatibility.
The read value is Hex 83 for STV0196B and Hex 81 for STV0196.
Internal Address : Hex 0B
1
0
0
0
0
0
1
1
Notes :
- Unspecified register addresses must not be used.
- All the unused bits in the registers must be programmed to 0.
4/23
STV0196B
FUNCTIONAL DESCRIPTION
(continued)
I.4 - Register Map
REGISTER HEX 00
INPUT CONFIGURATION REGISTER (R/W)
Reset Value : Hex 04
0 -Q(1) or Q(0) input
1 Signed (1) or positive (0) I & Q inputs
2 Nyquist filtering on (1) / off (0)
3 BPSK (1), QPSK(0)
4 To be set to 0.
5 To be set to 0.
6 To be set to 0.
7 To be set to 0.
REGISTERS HEX 01 TO HEX 05
VITERBI, PUNCTURE RATE THRESHOLDS (R/W)
Reset Value : Hex 20
rate
Hex01 VTH0 0 Th6 Th5 Th4 Th3 Th2 Th1 Th0 1/2
Hex02 VTH1 0 Th6 Th5 Th4 Th3 Th2 Th1 Th0 2/3
Hex03 VTH2 0 Th6 Th5 Th4 Th3 Th2 Th1 Th0 3/4
Hex04 VTH3 0 Th6 Th5 Th4 Th3 Th2 Th1 Th0 5/6
7/8
Hex05 VTH4 0 Th6 Th5 Th4 Th3 Th2 Th1 Th0 or
6/7
REGISTER HEX 08
VSTATUS REGISTER (Read only)
0
PR[2..0] Current puncture rate identification
1
2
3
LK
(1) synchro found,
(0) searching puncture rate
4
PRF
(1) puncture rate found,
(0) searching puncture rate
5
unused set to (0)
6
unused set to (0)
7
CF
(1) carrier found, (0) searching carrier
REGISTER HEX 09
PUNCTURE RATE ENABLE (R/W)
Reset Value : Hex 10 (mode A)
0
E0 (1) Puncture 1/2 enabled, (0) disabled
1
E1 (1) Puncture 2/3 enabled, (0) disabled
2
E2 (1) Puncture 3/4 enabled, (0) disabled
3
E3 (1) Puncture 5/6 enabled, (0) disabled
4
E4 (1) Puncture7/8 (mode A), 6/7 (mode B)
(0) disabled
5
unused
6
7
REGISTER HEX 0A
RS REGISTER (R/W)
Reset Value : Hex B8
0 RS0 (1) output clock stopped during parity,
(0) continuous
1 RS1 Output clock polarity
2 RS2 (1) all synchro words are Hex47,
(0) synchro inversion disabled
3 RS3 Write error bit
4 RS4 Descrambler on (1), off (0)
5 RS5 Reed-Solomon on (1), off (0)
6 RS6 Normal operation (0), Reed-Solomon
correction bytes to output (1)
7 RS7 De-interleaver on (1), off (0)
REGISTER HEX 06
VSEARCH (VITERBI) (R/W)
Reset Value : Hex 19
0
H[1..0] Sync counter hysteresis value
1
2
T[1..0] Sync search time out
3
4
VITERBI error rate averaging period.
SN[1..0]
C/N indicator averaging period.
5
6
F
VITERBI operating status freeze (1)
7
A/M
(0) automatic, (1) manual
REGISTER HEX 07
VERROR REGISTER (Read only)
5/23
京公网安备 11010802033920号
EEWORLD
