EEWORLDEEWORLDEEWORLD

Part Number

Search

8183LGMB080GH010

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum, 63V, 20% +Tol, 20% -Tol, 18000uF
CategoryPassive components    capacitor   
File Size107KB,2 Pages
ManufacturerFenghua (HK) Electronics Ltd.
Download Datasheet Parametric View All

8183LGMB080GH010 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 63V, 20% +Tol, 20% -Tol, 18000uF

8183LGMB080GH010 Parametric

Parameter NameAttribute value
Objectid1214419495
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance18000 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter50 mm
dielectric materialsALUMINUM
length80 mm
Manufacturer's serial numberGH(63V)
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Package formScrew Ends
method of packingBox
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)63 V
seriesGH(63V)
Terminal pitch21.8 mm
There is only one power cord left, what do you do?
[size=2]I saw an interesting question: "Two years ago, on a construction site, the negative pole of a power cord connected to a camera was bitten by a rat. Now we need to find a way to light it up." I...
banana Industrial Control Electronics
Ultrasonic receiving circuit design
Master the design, simulation and debugging of ultrasonic receiving circuits. The gate width and gate front edge are adjustable from 10 to 100 μs, the gain is adjustable from 50 to 1000 times, and the...
hua365737717 stm32/stm8
The SD card driver is loaded successfully, but the corresponding folder cannot be seen under the file system? ? ? ?
My SD card is successfully driven under WinCE6.0, and I can see the size of my SD card in the Storage Manager of the Control Panel. I can also perform Format and New Partition actions, both of which a...
yjx356657845 Embedded System
DSP, FPGA clock line
I want to make a dual-port RAM or RAM in FPGA, but the DSP clock line is not introduced to the FPGA. What should I do? I have read some information and found that the DSP peripheral clock line is intr...
hitszjia FPGA/CPLD
Please help me to see how to display the 3D model normally.
I successfully imported the .step file into the PCB components, and matched the pins with the pads, etc. After compiling, I checked and found that the 3D model can be displayed normally. However, afte...
北方的狼吉 PCB Design
Chopper Op Amps and Their Noise
Reprinted from: deyisupport [align=left][color=#000] Chopper op amps provide lower offset voltage and also greatly reduce 1/f (flicker) noise. How does it do this? This short article discusses this to...
maylove Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1625  1542  1540  943  975  33  32  19  20  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号