EEWORLDEEWORLDEEWORLD

Part Number

Search

C1206X122J202TEX

Description
Ceramic Capacitor, Multilayer, Ceramic, 2000V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.0012uF, 1206,
CategoryPassive components    capacitor   
File Size2MB,4 Pages
ManufacturerHoly Stone
Websitehttp://www.holystonecaps.com
Environmental Compliance
Download Datasheet Parametric View All

C1206X122J202TEX Overview

Ceramic Capacitor, Multilayer, Ceramic, 2000V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.0012uF, 1206,

C1206X122J202TEX Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid227340489
package instruction, 1206
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.0012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.6 mm
JESD-609 codee3
length3.2 mm
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 7 Inch
positive tolerance5%
Rated (DC) voltage (URdc)2000 V
seriesHVC
size code1206
Temperature characteristic codeX7R
Temperature Coefficient-/+15ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width1.6 mm
HVC Series - High Voltage Capacitors
Holy Stone
Multilayer Ceramic Chip Capacitors
[ High Voltage NP0 and X7R Capacitors ]
HVC
Series
Holy Stone
high voltage products are designed and manufactured to meet the general requirements of
international standards. The product offering is well suitable for commercial and industrial applications and
includes NP0 (C0G), SL, and X7R characteristics in sizes 0603 to 2225 and with working voltages up to
5KV.
Features
Special internal electrode design offers
the highest voltage rating
Surface mount suitable for wave and reflow
soldering
High reliability
RoHS compliant
Summary of Specifications
Rated Voltage
Temperature Coefficient
100Vdc to 5000Vdc
X7R :
SL
Dissipation Factor
Insulation Resistance
Aging
Dielectric Strength
10G
15%
,
-55
~ +125
(EIA Class
Applications
Suitable for LAN/WLAN interface,
Back-Lighting Inverter, DC-DC Converters,
Ballast, Modems and Power Supplies.
NP0/SL : 0% , X7R : Typically 1.0% per decade of time
500V
1000V
How To Order
C
C
Product
Code
C: MLCC
(Multilayer
Ceramic
Chip of
Capacitor)
1206
1206
Chip Size
Ex.:
0603
0805
1206
1210
1808
1812
1825
2220
2225
X
X
Dielectric
Ex.:
N: NP0
X: X7R
102
102
Capacitance
Unit : pF
Ex.:
2R0:2.0pF
100:10 10
0
471:47 10
1
102:10 10
2
×
×
×
-1-
±
±
< ≦
< ≦
100V
V
V
V
500V
1000V : 150% Rated Voltage
: 120% Rated Voltage
Tolerance
Ex.:
C:+/-0.25pF
D:+/-0.50pF
J :+/- 5%
K :+/-10%
M:+/-20%
Ω
or 500/C
whichever is smaller
: 200% Rated Voltage
K
K
202
202
Rated
Voltage
Ex.:
101: 100Vdc
251: 250Vdc
501: 500Vdc
631: 630Vdc
102: 1000Vdc
202: 2000Vdc
302: 3000Vdc
402: 4000Vdc
502: 5000Vdc
NP0/SL : Q 1000 , X7R : D.F.
2.5%
T
T
Packaging
T: T/R 7”
R: T/R 13”
B: Bulk
Thickness
(mm)
Ex:
B:0.85 0.10
E:1.60 0.20
Ι
:
+350/-1000 ppm/
, -25
~ +85
(EIA Class
Ι
±
±
NP0 :
30ppm/
Ω
Operation Temperature
-55
~ +125
,
-55
~ +125
(EIA Class
)
)
)
E
E
X
X
Special
Requirement
Ex.:
O: Arc
Prevention
Coating
X: Polymer
Termination
(Super Term)
EVC pretranslate issue
I am using the YC2440 development board/wince5.0/evc. Now there is a photoelectric switch connected to the EINT0 pin on the development board. This pin has the driver of the enter key. I use pretransl...
mywealthx Embedded System
Do I need to draw a system architecture diagram before designing a digital circuit using Verilog?
I've been learning FPGA recently. The tutorial that comes with the development board I bought is only in PDF version. Moreover, there are only a few text explanations in the document tutorial, and the...
lingking FPGA/CPLD
Explanation on "Group purchase board does not include touchpad"
The MSP430 LaunchPad development board purchased in group purchase for RMB 25 does not come with a touch panel, please note.Due to my personal work error, the LaunchPad I used for taking photos was no...
soso Microcontroller MCU
The difference between new energy buses and passenger cars in terms of BMS structure
[i=s]This post was last edited by qwqwqw2088 on 2021-1-14 09:05[/i]The article I want to share below mainly introduces the differences between the battery and BMS structure of new energy buses and pas...
qwqwqw2088 TI Technology Forum
FPGA-based digital oscilloscope data
Today someone asked me for information on FPGA digital oscilloscopes. I found some and would like to share it with you!...
jjkwz FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1106  553  930  2482  2416  23  12  19  50  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号