501P32W202LL3H datasheet, PDF - EEWORLD Datasheet

501P32W202LL3H: DescriptionCeramic Capacitor, Ceramic, 500V, 15% +Tol, 15% -Tol, X7R, -/+15ppm/Cel TC, 0.002uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

501P32W202LL3H Overview

Ceramic Capacitor, Ceramic, 500V, 15% +Tol, 15% -Tol, X7R, -/+15ppm/Cel TC, 0.002uF,

Parameter Name	Attribute value
Objectid	865387467
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.002 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	12.573 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	15%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	15%
Rated (DC) voltage (URdc)	500 V
series	P(SMT)
Temperature characteristic code	X7R
Temperature Coefficient	-/+15ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

How to adjust the brightness of WinCE display programmatically?: How to adjust the brightness of WinCE display through programming?...; zhangssd Embedded System

Windows CE/Mobile R&D Engineer Beijing: WinCE/Windows Mobile R&D Engineer Job Requirements1. Proficient in C/C++ embedded application development under WinCE/Windows Mobile, with more than 2 years of relevant R&D experience; 2. Proficient i...; zhao123ou Embedded System

Doubts about industry, capital and personal wealth accumulation: [b][font=宋体][size=10pt][b]I have friends from all walks of life, including professional managers in the Internet field with high incomes, hermits who have been dormant in state-owned enterprises for m...; 亲善大使 Talking about work

Why do some GPIO pins need to be set to Pull_Up/Pull_Down?: As the title says, some pins are input pins, and some pins are output pins. But why do we need to set the attributes of some pins to pull up or pull down? What are the uses of pull up/pull down? What ...; suery Embedded System

Verilog program for a single digital tube: module seg1(clk,a,seg);input clk;output a;output [7:0] seg; reg [7:0] seg; reg a;reg [23:0] cnt1;reg [3:0] cnt2;always @(posedge clk)begina=1;endalways @(posedge clk)beginif(cnt1!=24'hffffff)begincnt1...; yinhailin FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components