EEWORLDEEWORLDEEWORLD

Part Number

Search

2SA900_15

Description
Silicon PNP Power Transistors
File Size44KB,3 Pages
ManufacturerJinmei
Websitehttp://www.jmnic.com/
Download Datasheet Compare View All

2SA900_15 Overview

Silicon PNP Power Transistors

JMnic
Product Specification
Silicon PNP Power Transistors
2SA900
DESCRIPTION
・With
TO-126 package
・Complement
to type 2SC1568
・Low
collector saturation voltage
APPLICATIONS
・For
audio frequency power amplifier
PINNING
PIN
1
2
3
Emitter
Collector;connected to
mounting base
Base
DESCRIPTION
Absolute Maximun Ratings (Ta=25
℃)
SYMBOL
V
CBO
V
CEO
V
EBO
I
C
I
CM
P
C
T
j
T
stg
PARAMETER
Collector-base voltage
Collector-emitter voltage
Emitter-base voltage
Collector current
Collector current-peak
Collector power dissipation
Junction temperature
Storage temperature
T
C
=25℃
Open emitter
Open base
Open collector
CONDITIONS
VALUE
-20
-18
-5
-1
-2
1.2
150
-55~150
UNIT
V
V
V
A
A
W

2SA900_15 Related Products

2SA900_15 2SA900
Description Silicon PNP Power Transistors Silicon PNP Power Transistors
How to understand the sentence "Set Field Margin Level Command" in the chip manual?
As the title says, I don't know what this sentence means in terms of flash reading and writing settings. Please help me, thank you....
lshyu5 Embedded System
Help my classmate
Everyone please give me a thumbs up, thank you! [:$][^o)][8o|][:^)]...
wenchuenyi000 MCU
Ask: Multi-channel audio acquisition design solution
I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...
yuanwai001 DSP and ARM Processors
Altera series FPGA chip IP core detailed explanation.pdf
Altera series FPGA chip IP core detailed explanation .pdf...
zxopenljx FPGA/CPLD
A question about delay detection
The following code always fails to compile, and the error displayed is: Error (10822): HDL error at test17.vhd(384): couldn't implement registers for assignments on this clock edge The main meaning of...
dandanzhou FPGA/CPLD
[Xilinx Design Q&A] How to control XST insertion into BUFFER?
Answer: 1. Use BUFFER_TYPE constraints. For specific usage, refer to XST USER GUIDE.2. Manually insert BUFG, and then set the number of BUFGs allowed to be used. Then the manually inserted BUFG will h...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2044  943  325  362  1616  42  19  7  8  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号