EEWORLDEEWORLDEEWORLD

Part Number

Search

74HC138D

Description
HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16
Categorylogic    logic   
File Size148KB,19 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74HC138D Online Shopping

Suppliers Part Number Price MOQ In stock  
74HC138D - - View Buy Now

74HC138D Overview

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16

74HC138D Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeSOIC
package instruction3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16
Contacts16
Reach Compliance Codeunknow
ECCN codeEAR99
Other features3 ENABLE INPUTS
seriesHC/UH
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G16
JESD-609 codee4
length9.9 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeOTHER DECODER/DRIVER
MaximumI(ol)0.004 A
Humidity sensitivity level1
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output polarityINVERTED
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply2/6 V
Prop。Delay @ Nom-Su45 ns
propagation delay (tpd)225 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
74HC138; 74HCT138
3-to-8 line decoder/demultiplexer; inverting
Rev. 4 — 27 June 2012
Product data sheet
1. General description
The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL).
The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1
and A3) and when enabled, provides 8 mutually exclusive active LOW outputs (Y0 to Y7).
The 74HC138; 74HCT138 features three enable inputs: two active LOW (E1 and E2) and
one active HIGH (E3). Every output is HIGH unless E1 and E2 are LOW and E3 is HIGH.
This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138
to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one
inverter.
The 74HC138; 74HCT138 can be used as an eight output demultiplexer by using one of
the active LOW enable inputs as the data input and the remaining enable inputs as
strobes. Permanently tie unused enable inputs to their appropriate active HIGH- or
LOW-state.
The 74HC138; 74HCT138 is identical to the 74HC238; 74HCT238 but has inverting
outputs.
2. Features and benefits
Demultiplexing capability
Multiple input enable for easy expansion
Complies with JEDEC standard no. 7A
Ideal for memory chip select decoding
Active LOW mutually exclusive outputs
ESD protection:
HBM EIA/JESD22-A114F exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
−40 °C
to +85
°C
and from
−40 °C
to +125
°C

74HC138D Related Products

74HC138D 74HC138BQ 74HC138N 74HCT138N
Description HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PQCC16 HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16 HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16
Is it lead-free? Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to
Maker NXP NXP NXP NXP
Parts packaging code SOIC QFN DIP MO-001
package instruction 3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16 HVQCCN, LCC16,.1X.14,20 DIP, DIP16,.3 DIP, DIP16,.3
Contacts 16 16 16 16
Reach Compliance Code unknow compli unknow unknow
ECCN code EAR99 EAR99 EAR99 EAR99
series HC/UH HC/UH HC/UH HCT
Input adjustment STANDARD STANDARD STANDARD STANDARD
JESD-30 code R-PDSO-G16 R-PQCC-N16 R-PDIP-T16 R-PDIP-T16
JESD-609 code e4 e4 e4 e4
length 9.9 mm 3.5 mm 19.025 mm 19.025 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type OTHER DECODER/DRIVER OTHER DECODER/DRIVER OTHER DECODER/DRIVER OTHER DECODER/DRIVER
MaximumI(ol) 0.004 A 0.004 A 0.004 A 0.004 A
Number of functions 1 1 1 1
Number of terminals 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Output polarity INVERTED INVERTED INVERTED INVERTED
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP HVQCCN DIP DIP
Encapsulate equivalent code SOP16,.25 LCC16,.1X.14,20 DIP16,.3 DIP16,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE IN-LINE IN-LINE
Peak Reflow Temperature (Celsius) 260 260 NOT SPECIFIED NOT SPECIFIED
power supply 2/6 V 2/6 V 2/6 V 5 V
Prop。Delay @ Nom-Su 45 ns 45 ns 45 ns 44 ns
propagation delay (tpd) 225 ns 225 ns 225 ns 53 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 1 mm 4.2 mm 4.2 mm
Maximum supply voltage (Vsup) 6 V 6 V 6 V 5.5 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount YES YES NO NO
technology CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) NICKEL PALLADIUM GOLD
Terminal form GULL WING NO LEAD THROUGH-HOLE THROUGH-HOLE
Terminal pitch 1.27 mm 0.5 mm 2.54 mm 2.54 mm
Terminal location DUAL QUAD DUAL DUAL
Maximum time at peak reflow temperature 30 30 NOT SPECIFIED NOT SPECIFIED
width 3.9 mm 2.5 mm 7.62 mm 7.62 mm
Other features 3 ENABLE INPUTS - 3 ENABLE INPUTS 3 ENABLE INPUTS
[Reprint]. Make life without crystal oscillator possible - UFM. [CPLD]
Reposted from Han Bin’s blog: http://www.cnblogs.com/crazybingo/archive/2010/05/14/1735338.html 1. Introduction It is rumored that CPLD has a defect, that is, there is no storage module inside, so it ...
yuphone FPGA/CPLD
Program to implement resistance measuring instrument using launchpad internal comparator
I have been working on a resistance measuring instrument these days. It is specified that the comparator inside the 430g2553 should be used. I have read all the contents of that section and have under...
lpmrzx Microcontroller MCU
10-bit DAC recommendation
Please recommend a 10-bit low-speed DAC chip with an output voltage of 0-5v and no external reference power supply. The price should be cheap....
yunqing Analog electronics
When reading temperature value using IIC bus, the program terminates after a few reads. Why?
I am trying to read the temperature value in While(1) of BOOTLOADER 2nd main program, but I cannot enter the interrupt mode. I changed to query mode and can read the temperature, but the program termi...
wtf Embedded System
Help with some BUGs in the project
Product: PDA device, CPU: PXA270 Cause: In power management, PDA has two power supply modes: [color=#000080]1. Battery[/color]; [color=#000080]2. External power or USB power supply[/color] When the [b...
在乡村11 Embedded System
Haha, I saw a very interesting explanation from LC
For an undamped system, a spring connects a car with a certain mass and a wall. What will happen if a certain amount of energy is given to the car? The car will continue to oscillate. Imagine that the...
banana Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1766  1809  669  1596  1425  36  37  14  33  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号