EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AE-2C1332EZ340.000000T

Description
LVDS Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AE-2C1332EZ340.000000T Overview

LVDS Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN

SIT3521AE-2C1332EZ340.000000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145592559
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency340 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM, 2 pF
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.47 ns
Maximum slew rate80 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
Basys3 Oscilloscope Experiment Design Based on FPGA Vivado 17.2
Based on FPGA vivado 17.2 Basys3 oscilloscope experiment design attachment:[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]大辉哥0614[/size]. If you need to reprint or ...
大辉哥0614 FPGA/CPLD
For sale JZ2440,
[i=s]This post was last edited by ou513 on 2016-7-14 09:02[/i] [url=https://item.taobao.com/item.htm?spm=686.1000925.0.0.RzJhrC&id=535624718272]https://item.taobao.com/item.htm ... hrC&id=535624718272...
ou513 Buy&Sell
New hdBSeT single cable transmitter transmits 4K signal 100m
The new hdBSeT single cable transmitter transmits 4K signals 100m LKV375-100HDMI HDBaseT single cable extender is an extender using HDBaseT technology, which can extend the HDMI signal up to 100 meter...
liu5228789 Industrial Control Electronics
[TI's first low power design competition] + LCD display transplantation
[TI's First Low Power Design Contest] + LCD display transplant hardware: MSP430FR5969 + SHARP96 I. Program modification: 1. Initialize some SPI port pins: [size=14px] P2.2 for SPI_CLK mode[/size] [siz...
蓝雨夜 Microcontroller MCU
PCB board level shielding design
[align=left][font="][font=Tahoma, "][color=#000]As electronic devices get smaller and smaller, and as users have more unique needs, printed circuit board design becomes increasingly complex - not to m...
中信华 PCB Design
RF integrated circuit simulation and production? (Graduation Project)
I chose this, RF circuit? What kind of circuit is RF circuit? Can the elder brother show me a few? Special thanks! ! ! ! ! ! ! :handshake...
davidming FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 814  1240  1551  1706  2348  17  25  32  35  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号