EEWORLDEEWORLDEEWORLD

Part Number

Search

TS8MLS72V6W

Description
Memory IC, 8MX72, CMOS, PDMA168
Categorystorage    storage   
File Size98KB,11 Pages
ManufacturerTranscend Information, Inc.
Websitehttps://www.transcend-info.com/
Download Datasheet Parametric View All

TS8MLS72V6W Overview

Memory IC, 8MX72, CMOS, PDMA168

TS8MLS72V6W Parametric

Parameter NameAttribute value
Objectid104770964
package instructionDIMM, DIMM168
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time5.4 ns
Maximum clock frequency (fCLK)133 MHz
I/O typeCOMMON
JESD-30 codeR-PDMA-N168
memory density603979776 bit
memory width72
Number of terminals168
word count8388608 words
character code8000000
Maximum operating temperature70 °C
Minimum operating temperature
organize8MX72
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeDIMM
Encapsulate equivalent codeDIMM168
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
power supply3.3 V
Certification statusNot Qualified
refresh cycle4096
Maximum standby current0.009 A
Maximum slew rate1.215 mA
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
TS8MLS72V6W

64MB 168-PIN PC133 CL3
SDRAM DIMM With 8Mx8 3.3VOLT
Placement


Description
The TS8MLS72V6W is a 8M x 72bits Synchronous
Dynamic
RAM
high
density
for
PC-133.
The
TS8MLS72V6W consists of 9pcs CMOS 8Mx8 bits
Synchronous DRAMs in TSOP-II 400mil packages and
a 2048 bits serial EEPROM on a 168-pin printed circuit
board. The TS8MLS72V6W is a Dual In-Line Memory
Module and is intended for mounting into 168-pin edge
connector sockets.
Synchronous design allows precise cycle control with
the use of system clock. I/O transactions are possible
on every clock cycle. Range of operation frequencies,
programmable latencies allows the same device to be
useful
for
a
variety
of
high
bandwidth,
high
A
performance memory system applications.
Features
Performance Range : PC-133.
Conformed to JEDEC Standard 4 clocks.
Burst Mode Operation.
Auto and Self Refresh.
CKE Power Down Mode.
DQM Byte Masking (Read/Write)
Serial Presence Detect (SPD) with serial EEPROM
LVTTL compatible inputs and outputs.
Single 3.3V
±
0.3V power supply.
MRS cycle with address key programs.
Latency (Access from column address)
Burst Length (1,2,4,8 & Full Page)
Data Sequence (Sequential & Interleave)
F
E
H
G
I
E
C
D
B

PCB : 09-7143
All inputs are sampled at the positive going edge

of the system clock.


Transcend Information Inc.



Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1820  1571  2640  1841  2244  37  32  54  38  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号