501P36W203MJ3C datasheet, PDF - EEWORLD Datasheet

501P36W203MJ3C: DescriptionCeramic Capacitor, Ceramic, 500V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.02uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

501P36W203MJ3C Overview

Ceramic Capacitor, Ceramic, 500V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.02uF,

Parameter Name	Attribute value
Objectid	865490258
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.02 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	12.573 mm
JESD-609 code	e0
length	51.118 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	20%
Rated (DC) voltage (URdc)	500 V
series	P(SMT)
Temperature characteristic code	X7R
Temperature Coefficient	-/+15ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	34.29 mm

A scammer called me today.: Today I received a call from a non-display number. I knew it was from an Internet phone. A southern accent came from the other end of the phone, and he called me by my name! 　　"Hello, Mr. Zhang!" 　　"W...; 张无忌1987 Talking

Tutorial on compiling makefile: [size=4] What is makefile? Maybe many Windows programmers don't know this thing, because those Windows IDEs have done this work for you, but I think to be a good and professional programmer, you still...; Jacktang DSP and ARM Processors

MSP430--Low Power Mode: 1.CPU structure: 16 registers R0-R15, 16-bit arithmetic logic unit ALU and an instruction control unit. 2. Registers R4-R15 are general registers and have no special functions. R0-R3 has special featu...; Aguilera Microcontroller MCU

VC and DDK: I use VC programming and need to use functions in DDK such as: CM_Enumerate_Classes(IN ULONG ulClassIndex,OUT LPGUID ClassGuid,IN ULONG ulFlags); I have added D:\WINDDK\3790.1830\INC\WXP in VC Tools->...; tclbbq Embedded System

LVDS transceiver problem,: I used the 2 pairs of I/O pins on the board as the LVDS transceiver (that is, self-transmitting and self-receiving), and used the 50MHZ on the board as the LVDS transceiver clock. However, there was a...; eeleader FPGA/CPLD

How did you draw this circuit diagram?: The pictures drawn with DXP are divided into several parts. How to draw the whole picture?...; 白丁 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components