4K
X5043/X5045
CPU Supervisor with 4K SPI EEPROM
512 x 8 Bit
FEATURES
• Selectable time out watchdog timer
• Low V
CC
detection and reset assertion
—Five standard reset threshold voltages
—Re-program low V
CC
reset threshold voltage
using special programming sequence.
—Reset signal valid to V
CC
= 1V
• Long battery life with low power consumption
—<50µA max standby current, watchdog on
—<10µA max standby current, watchdog off
—<2mA max active current during read
• 2.7V to 5.5V and 4.5V to 5.5V power supply
versions
• 4Kbits of EEPROM–1M write cycle endurance
• Save critical data with Block Lock
™
memory
—Protect 1/4, 1/2, all or none of EEPROM array
• Built-in inadvertent write protection
—Write enable latch
—Write protect pin
• 3.3MHz clock rate
• Minimize programming time
—16-byte page write mode
—Self-timed write cycle
—5ms write cycle time (typical)
• SPI modes (0,0 & 1,1)
• Available packages
—8-lead MSOP, 8-lead SOIC, 8-pin PDIP
—14-lead TSSOP
BLOCK DIAGRAM
Watchdog Transition
Detector
WP
SI
SO
SCK
Data
Register
Command
Decode &
Control
Logic
V
CC
Threshold
Reset Logic
DESCRIPTION
These devices combine four popular functions, Power-
on Reset Control, Watchdog Timer, Supply Voltage
Supervision, and Block Lock Protect Serial EEPROM
Memory in one package. This combination lowers
system cost, reduces board space requirements, and
increases reliability.
Applying power to the device activates the power on
reset circuit which holds RESET/RESET active for a
period of time. This allows the power supply and oscil-
lator to stabilize before the processor executes code.
The Watchdog Timer provides an independent protec-
tion mechanism for microcontrollers. When the micro-
controller fails to restart a timer within a selectable
time out interval, the device activates the RESET/
RESET signal. The user selects the interval from three
preset values. Once selected, the interval does not
change, even after cycling the power.
The device’s low V
CC
detection circuitry protects the
user’s system from low voltage conditions, resetting
the system when V
CC
falls below the minimum V
CC
trip point. RESET/RESET is asserted until V
CC
returns
to proper operating level and stabilizes. Five industry
standard V
TRIP
thresholds are available, however,
Xicor’s unique circuits allow the threshold to be repro-
grammed to meet custom requirements or to fine-tune
the threshold for applications requiring higher precision.
Watchdog
Timer Reset
Protect Logic
RESET/RESET
Status
Register
EEPROM Array
1Kbits
1Kbits
2Kbits
Reset &
Watchdog
Timebase
X5043 = RESET
X5045 = RESET
CS/WDI
V
CC
V
TRIP
+
-
Power on and
Low Voltage
Reset
Generation
REV 1.1.2 5/29/01
www.xicor.com
Characteristics subject to change without notice.
1 of 20
X5043/X5045
The memory portion of the device is a CMOS Serial
EEPROM array with Xicor’s block lock protection. The
array is internally organized as x 8. The device features
a Serial Peripheral Interface (SPI) and software proto-
col allowing operation on a simple four-wire bus.
The device utilizes Xicor’s proprietary Direct Write
™
cell, providing a minimum endurance of 1,000,000
cycles and a minimum data retention of 100 years.
PIN CONFIGURATION
8-Lead SOIC/PDIP/MSOP
CS/WDI
SO
WP
V
SS
1
2
3
4
X5043/45
8
7
6
5
V
CC
RESET/RESET
SCK
SI
Chip Select (CS)
When CS is high, the X5043/45 is deselected and the
SO output pin is at high impedance and, unless an
internal write operation is underway, the X5043/45 will
be in the standby power mode. CS low enables the
X5043/45, placing it in the active power mode. It should
be noted that after power-up, a high to low transition on
CS is required prior to the start of any operation.
Write Protect (WP)
When WP is low, nonvolatile writes to the X5043/45 are
disabled, but the part otherwise functions normally.
When WP is held high, all functions, including non vol-
atile writes operate normally. WP going low while CS is
still low will interrupt a write to the X5043/45. If the
internal write cycle has already been initiated, WP
going low will have no affect on a write.
Reset (RESET, RESET)
X5043/45, RESET/RESET is an active low/HIGH,
open drain output which goes active whenever V
CC
falls below the minimum V
CC
sense level. It will remain
active until V
CC
rises above the minimum V
CC
sense
level for 200ms. RESET/RESET also goes active if the
Watchdog timer is enabled and CS remains either high
or low longer than the Watchdog time out period. A fall-
ing edge of CS will reset the watchdog timer.
PIN NAMES
Symbol
Description
Chip Select Input
Serial Output
Serial Input
Serial Clock Input
Write Protect Input
Ground
Supply Voltage
Reset Output
14-Lead TSSOP
CS
SO
NC
NC
NC
WP
V
SS
1
2
3
4
5
6
7
X5043/45
14
13
12
11
10
9
8
V
CC
RESET/RESET
NC
NC
NC
SCK
SI
PIN DESCRIPTIONS
Serial Output (SO)
SO is a push/pull serial data output pin. During a read
cycle, data is shifted out on this pin. Data is clocked out
by the falling edge of the serial clock.
Serial Input (SI)
SI is the serial data input pin. All opcodes, byte
addresses, and data to be written to the memory are
input on this pin. Data is latched by the rising edge of
the serial clock.
Serial Clock (SCK)
The Serial Clock controls the serial bus timing for data
input and output. Opcodes, addresses, or data present
on the SI pin is latched on the rising edge of the clock
input, while data on the SO pin changes after the fall-
ing edge of the clock input.
REV 1.1.2 5/29/01
CS
SO
SI
SCK
WP
V
SS
V
CC
RESET/RESET
www.xicor.com
Characteristics subject to change without notice.
2 of 20
X5043/X5045
PRINCIPLES OF OPERATION
Power On Reset
Application of power to the X5043/X5045 activates a
Power On Reset Circuit. This circuit pulls the RESET/
RESET pin active. RESET/RESET prevents the sys-
tem microprocessor from starting to operate with insuf-
ficient voltage or prior to stabilization of the oscillator.
When V
CC
exceeds the device V
TRIP
value for 200ms
(nominal) the circuit releases RESET/RESET, allowing
the processor to begin executing code.
Low Voltage Monitoring
During operation, the X5043/X5045 monitors the V
CC
level and asserts RESET/RESET if supply voltage falls
below a preset minimum V
TRIP
. The RESET/RESET
signal prevents the microprocessor from operating in a
power fail or brownout condition. The RESET/RESET
signal remains active until the voltage drops below 1V.
It also remains active until V
CC
returns and exceeds
V
TRIP
for 200ms.
Watchdog Timer
The Watchdog Timer circuit monitors the microproces-
sor activity by monitoring the WDI input. The micropro-
cessor must toggle the CS/WDI pin periodically to
prevent an active RESET/RESET signal. The CS/WDI
pin must be toggled from HIGH to LOW prior to the
expiration of the watchdog time out period. The state of
two nonvolatile control bits in the Status Register
determines the watchdog timer period. The micropro-
cessor can change these watchdog bits. With no
microprocessor action, the watchdog timer control bits
remain unchanged, even during total power failure.
V
CC
Threshold Reset Procedure
The X5043/X5045 is shipped with a standard V
CC
threshold (V
TRIP
) voltage. This value will not change
over normal operating and storage conditions. How-
ever, in applications where the standard V
TRIP
is not
exactly right, or if higher precision is needed in the
V
TRIP
value, the X5043/X5045 threshold may be
adjusted. The procedure is described below, and uses
the application of a high voltage control signal.
Setting the V
TRIP
Voltage
This procedure is used to set the V
TRIP
to a higher volt-
age value. For example, if the current V
TRIP
is 4.4V
and the new V
TRIP
is 4.6V, this procedure will directly
make the change. If the new setting is to be lower than
the current setting, then it is necessary to reset the trip
point before setting the new value.
To set the new V
TRIP
voltage, apply the desired V
TRIP
threshold voltage to the V
CC
pin and tie the WP pin to
the programming voltage V
P
. Then send a WREN com-
mand, followed by a write of Data 00h to address 01h.
CS going HIGH on the write operation initiates the
V
TRIP
programming sequence. Bring WP LOW to com-
plete the operation.
Note:
This operation also writes 00h to array address 01h.
Figure 1. Set V
TRIP
Level Sequence (V
CC
= desired V
TRIP
value.)
WP
V
PE
= 15-18V
CS
0 1 2 3 4 5 6 7
SCK
8 Bits
SI
06h
WREN
02h
Write
01h
Address
00h
Data
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
REV 1.1.2 5/29/01
www.xicor.com
Characteristics subject to change without notice.
3 of 20
X5043/X5045
Resetting the V
TRIP
Voltage
This procedure is used to set the V
TRIP
to a “native”
voltage level. For example, if the current V
TRIP
is 4.4V
and the new V
TRIP
must be 4.0V, then the V
TRIP
must
be reset. When V
TRIP
is reset, the new V
TRIP
is some-
thing less than 1.7V. This procedure must be used to
set the voltage to a lower value.
To reset the V
TRIP
voltage, apply at least 3V to the V
CC
pin and tie the WP pin to the programming voltage V
P
.
Then send a WREN command, followed by a write of
Data 00h to address 03h. CS going HIGH on the write
operation initiates the V
TRIP
programming sequence.
Bring WP LOW to complete the operation.
Note:
This operation also writes 00h to array address
03h.
Figure 2. Reset V
TRIP
Level Sequence (V
CC
> 3V. WP = 15–18V)
WP
V
PE
= 15-18V
CS
0 1 2 3 4 5 6 7
SCK
8 Bits
SI
06h
WREN
02h
Write
03h
Address
00h
Data
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Figure 3. Sample V
TRIP
Reset Circuit
4.7K
V
P
Adjust
V
TRIP
Adj.
1
2
3
4
X5043
X5045
8
7
6
5
RESET
µC
SCK
SI
SO
CS
Run
REV 1.1.2 5/29/01
www.xicor.com
Characteristics subject to change without notice.
4 of 20
X5043/X5045
Figure 4. V
TRIP
Programming Sequence
V
TRIP
Programming
Execute
Reset V
TRIP
Sequence
SPI Serial Memory
The memory portion of the device is a CMOS Serial
EEPROM array with Xicor’s block lock protection. The
array is internally organized as x8 bits. The device fea-
tures a Serial Peripheral Interface (SPI) and software
protocol allowing operation on a simple four-wire bus.
The device utilizes Xicor’s proprietary Direct Write
™
cell, providing a minimum endurance of 1,000,000
cycles and a minimum data retention of 100 years.
Set V
CC
= V
CC
Applied =
Desired V
TRIP
New V
CC
Applied
=
Old V
CC
Applied
- Error
New V
CC
Applied
=
Old V
CC
Applied
- Error
Execute
Set V
TRIP
Sequence
Apply 5V to V
CC
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
popular microcontroller families.
The device contains an 8-bit instruction register that
controls the operation of the device. The instruction
code is written to the device via the SI input. There are
two write operations that requires only the instruction
byte. There are two read operations that use the
instruction byte to initiate the output of data. The
remainder of the operations require an instruction byte,
an 8-bit address, then data bytes. All instruction,
address and data bits are clocked by the SCK input. All
instructions (Table 1), addresses and data are trans-
ferred MSB first.
Clock and Data Timing
Data input on the SI line is latched on the first rising
edge of SCK after CS goes LOW. Data is output on the
SO line by the falling edge of SCK. SCK is static,
allowing the user to stop the clock and then start it
again to resume operations where left off. CS must be
LOW during the entire operation.
Execute
Reset V
TRIP
Sequence
Decrement V
CC
(V
CC
= V
CC
–10mV)
NO
RESET pin
goes active?
YES
Measured V
TRIP
-Desired V
TRIP
Error
≤
-Emax
Error
≥
Emax
-Emax < Error < Emax
DONE
Emax = Maximum Desired Error
Table 1. Instruction Set
Instruction Name
WREN
WRDI
RSDR
WRSR
READ
WRITE
Note:
Instruction Format*
0000 0110
0000 0100
0000 0101
0000 0001
0000 A
8
011
0000 A
8
010
Operation
Set the Write Enable Latch (Enable Write Operations)
Reset the Write Enable Latch (Disable Write Operations)
Read Status Register
Write Status Register (Watchdog and Block Lock)
Read Data from Memory Array Beginning at Selected Address
Write Data to Memory Array Beginning at Selected Address (1 to 16 bytes)
*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
REV 1.1.2 5/29/01
www.xicor.com
Characteristics subject to change without notice.
5 of 20
京公网安备 11010802033920号
EEWORLD
