EEWORLDEEWORLDEEWORLD

Part Number

Search

MT5C6407-12IT

Description
Standard SRAM, 16KX4, 12ns, CMOS, PDIP28
Categorystorage    storage   
File Size339KB,7 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Download Datasheet Parametric View All

MT5C6407-12IT Overview

Standard SRAM, 16KX4, 12ns, CMOS, PDIP28

MT5C6407-12IT Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1435258749
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time12 ns
I/O typeSEPARATE
JESD-30 codeR-PDIP-T28
JESD-609 codee0
memory density65536 bit
Memory IC TypeSTANDARD SRAM
memory width4
Number of terminals28
word count16384 words
character code16000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize16KX4
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP28,.3
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
power supply5 V
Certification statusNot Qualified
Maximum standby current0.003 A
Minimum standby current4.5 V
Maximum slew rate0.14 mA
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
CircuitPython is being ported to NXP i.MX RT
CircuitPython is being ported to the NXP i.MX RT, which is powerful with 500+ MHz and up to 1 MB RAM. Ports are currently being made to: RT1011 + ESP32 and RT1062, with more (including LCD interface) ...
dcexpert MicroPython Open Source section
Get a group purchase of Terasic's Altera FPGA development board DE0/DE2
Buy Altera FPGA development board DE0-NANO in a group. Original price: 590, estimated group price: 490. DE2-115 original price: 2990, estimated group price: 2490. Requirements: 5 or more people. The m...
electronictao Buy&Sell
Listed communication company recruits FPGA development engineers--Shenzhen
A listed communication company in Shenzhen is recruiting FPGA development engineers: [size=2]Job responsibilities: [/size] [font=宋体][size=2]1. Responsible for the development and debugging of FPGA hig...
wdzfd Recruitment
NAND Gate Design
Start the first example, create a new project, select the directory and device, and click "finish". Select the cyclone IV series chip [color=#333333]EP4CE10F17C8[/color] Use the schematic design file,...
suoma FPGA/CPLD
Synchronous flyback circuit for efficient conversion
When designing a non-isolated step-down regulator, a buck regulator is usually the first choice unless the ratio of VIN to VOUT is greater than 10 , the input voltage is very high, or both. Low duty f...
feifei Analog electronics
Code protection feature of TI MSP430
MSP microcontrollers (MCUs) have several features that help control code accessibility within the device and add different layers of code access management and protection strategies. These features in...
火辣西米秀 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 559  1711  1871  160  815  12  35  38  4  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号