EEWORLDEEWORLDEEWORLD

Part Number

Search

MYX4DDR264M72PBG-38IT

Description
DDR DRAM, 64MX72, 0.5ns, CMOS, PBGA208, BGA-208
Categorystorage    storage   
File Size2MB,31 Pages
ManufacturerMicross
Websitehttps://www.micross.com
Download Datasheet Parametric View All

MYX4DDR264M72PBG-38IT Overview

DDR DRAM, 64MX72, 0.5ns, CMOS, PBGA208, BGA-208

MYX4DDR264M72PBG-38IT Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1249801118
package instructionBGA-208
Reach Compliance Codecompliant
ECCN codeEAR99
access modeMULTI BANK PAGE BURST
Maximum access time0.5 ns
Other featuresAUTO/SELF REFRESH; LG-MAX; WD-MAX; SEATED HT-CALCULATED
JESD-30 codeR-PBGA-B208
length22.1 mm
memory density4831838208 bit
Memory IC TypeDDR DRAM
memory width72
Number of functions1
Number of ports1
Number of terminals208
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize64MX72
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum seat height5.1 mm
self refreshYES
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width16.1 mm
AS4DDR264M72PBG & MYXDDR264M72
iPEM
4.8 Gb SDRAM-DDR2
64Mx72 DDR2 SDRAM
iNTEGRATED Plastic Encapsulated Microcircuit
FEATURES
DDR2 Data rate = 667, 533, 400
Available in Industrial, Enhanced and Military Temp
Packages:
255 Plastic Ball Grid Array (PBGA), 25 x 32mm,
1.27mm pitch
208 PBGA, 16 x 22mm, 1.0mm pitch (page 27-28)
Differential data strobe (DQS, DQS#) per byte
Internal, pipelined, double data rate architecture
4n-bit prefetch architecture
DLL for alignment of DQ and DQS transitions with
clock signal
Eight internal banks for concurrent operation
(Per DDR2 SDRAM Die)
Programmable Burst lengths: 4 or 8
Auto Refresh and Self Refresh Modes (I/T Version)
On Die Termination (ODT)
Adjustable data – output drive strength
1.8V
±0.1V
power supply and I/O (VCC/VCCQ)
Programmable CAS latency: 3, 4, 5, 6 or 7
Posted CAS additive latency: 0, 1, 2, 3, 4 or 5
Write latency = Read latency - 1* tCK
Organized as 64M x 72 w/ support for x80
Weight: AS4DDR264M72PBG ~ 3.5 grams typical
BENEFITS
Space conscious PBGA defined for easy
SMT manufacturability (1.27mm or
1.0mm pitch)
Reduced part count
Significant I/O reduction vs individual
CSP approach
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
Upgradable to 128M x 72 density
Configuration Addressing
Parameter
Configuration
Refresh Count
Row Address
Bank Address
Column Address
64 Meg x 72
8 Meg x 16 x 8 Banks
8K
A0‐A12 (8k)
BA0‐BA2 (8)
A0‐A9 (1K)
NOTE: Self Refresh Mode available on Industrial and Enhanced temp. only
FUNCTIONAL BLOCK DIAGRAM
Ax, BA0-1
ODT
VRef
VCC
VCCQ
VSS
VSSQ
VCCL
VSSDL
2
2
2
3
3
A
VCCL
VSSDL
2
2
2
3
3
B
VCCL
VSSDL
2
2
2
3
3
C
VCCL
VSSDL
2
2
2
3
3
D
VCCL
VSSDL
DQ64-79
2
2
2
3
3
CS0\
CS1\
CS2\
CS3\
CS4\
UDMx, LDMx
UDSQx,UDSQx\
LDSQx, LDSQx\
RASx\,CASx\,WEx\
CKx,CKx\,CKEx
A
DQ0-15 B
DQ16-31 C
DQ32-47 D
DQ48-63
AS4DDR264M72PBG & MYXDDR264M72
Rev. 2.4 12/12
Micross Components reserves the right to change products or specifications without notice.
1
LPC1768 clock problem, I asked many people, but still couldn't figure it out
The register setting of Timer 0 is as follows: T0MR0 = ((12000000 * 8) / 4) / 260000 I don't quite understand how long this timing is. I looked at the information and books and it says this: LPC_TIM0-...
yunhai14 ARM Technology
Make a talking doll
Make a talking doll...
rain Power technology
Understanding of GPIO_Init in STM32 library function
[align=left][color=rgb(70,70,70)][backcolor=rgb(188,211,229)][font=simsun][color=#6f3198]typedef enum { GPIO_Mode_AIN = 0x0, GPIO_Mode_IN_FLOATING = 0x04, GPIO_Mode_IPD = 0x28 , GPIO_Mode_IPU = 0x48, ...
安_然 stm32/stm8
The World Cup is coming, how do you treat your wife and girlfriend?
The World Cup is coming soon, and the surrounding media are talking about it. I can't help but think of the time when I was still studying at home. When the World Cup came, it was a carnival day for t...
向农 Talking
A fast configuration method for complex programmable logic devices based on single chip microcomputer
[b]Abstract[/b]: This paper introduces the principle of reconfigurable CPLD based on SRAM. By comparing various serial configurations, a serial configuration method composed of a single-chip microcomp...
maker FPGA/CPLD
Watch the Rohde & Schwarz video to learn about the art of oscilloscopes, and answer questions to win prizes!
[align=left][font=微软雅黑][size=4][color=#000000]Event Date: Now - April 15th[/color][/size][/font][/align] [font=微软雅黑][size=4]How to Participate:[/size][/font] [align=left][color=#000]1. Watch the video...
EEWORLD社区 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1020  225  612  1885  168  21  5  13  38  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号