EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT5000AC-3A-30N0-20.000000

Description
XO, Clock, 1MHz Min, 80MHz Max, 20MHz Nom
CategoryPassive components    oscillator   
File Size267KB,4 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT5000AC-3A-30N0-20.000000 Overview

XO, Clock, 1MHz Min, 80MHz Max, 20MHz Nom

SIT5000AC-3A-30N0-20.000000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid113357882
Reach Compliance Codeunknown
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals4
Maximum operating frequency80 MHz
Minimum operating frequency1 MHz
Nominal operating frequency20 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC4,.12,95
power supply3 V
Certification statusNot Qualified
Nominal supply voltage3 V
surface mountYES
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT5000
Standard Frequency MEMS TCXO and VCTCXO
Advanced Information
Features, Benefits and Applications
26 standard frequencies between 10 MHz and 40 MHz
100% pin-to-pin drop-in replacement to quartz-based TCXO
Excellent total frequency stability as low as ±0.5 PPM
Ultra low phase jitter: 0.5 ps (12 kHz to 20 MHz)
Voltage control option with pull range of ±12.5 PPM
LVCMOS/HCMOS compatible output
Voltage control, standby, output enable or no connect modes
Three industry-standard 4-pin packages: 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm (For 6-pin, contact SiTime)
Outstanding silicon reliability of 2 FIT (10x improvement over quartz-based devices)
Ultra short lead time
Ideal for telecom, networking, smart meter, GPS and wireless applications
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Initial tolerance
Stability over temperature
Symbol
f
F_init
F_stab
Min.
1
-1
-0.5
-1
-1.5
-2.5
-5
Supply Voltage
Output Load
Aging
Operating Temperature Range
Supply Voltage
F_vdd
F_load
F_aging
T_use
Vdd
–1.0
-20
-40
1.71
2.25
2.52
2.70
2.97
10
45
90%
70%
Typ.
50
0.1
1.8
2.5
2.8
3.0
3.3
±12.5, ±25, ±50
Positive slope
32
31
10
1.5
6
1.7
0.5
Max.
80
1
+0.5
+1
+1.5
+2.5
+5
1.0
+70
+85
1.89
2.75
3.08
3.3
3.63
90
8
TBD
TBD
TBD
55
10%
15
30%
10
TBD
TBD
PPB
PPM
PPM
°C
°C
V
V
V
V
V
PPM
%VDD
kHz
mA
mA
μA
%
ns
Vdd
Vdd
pF
Vdd
Vdd
ms
ms
ms
ps
ps
Unit
MHz
PPM
PPM
PPM
PPM
PPM
Condition
Refer to the freqeuncy list (back page) for available frequencies
at 25°C
Over operating temperature range at rated nominal power supply-
voltage (1.8V, 2.5V, 2.8V, 3.0V or 3.3V) and nominal load (15 pF).
±10% Vdd (±5% for Vdd = 1.8V)
±10% of
15 pF load
1st year, 25°C
Extended Commercial
Industrial
Pull Range
Control Voltage
Frequency Change Polarity
Control Voltage -3dB Bandwidth
Current Consumption
Standby Current
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Output Load
Input Voltage High
Input Voltage Low
Startup Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
PR
VC
V_BW
Idd
I_stby
DC
Tr, Tf
VOH
VOL
Load
VIH
VIL
T_start
T_oe
T_resume
T_jitt
T_phj
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V 3.0 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
ST = GND, All Vdd, Weak internal pull down
All Vdds.
15 pF load, 10% - 90% Vdd
IOH = TBD mA
IOL = TBD mA
At maximum frequency and supply voltage. Contact SiTime for higher
output load option
Pin 1, OE or ST
Pin 1, OE or ST
Measured from the time Vdd reaches its rated minimum value
Measured from the time ST pin crosses 50% threshold
f = 10 MHz, all Vdds
f = 10 MHz, Integration bandwidth = 12 kHz to 20MHz,
All Vdds
SiTime Corporation
Rev. 0.51
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised August 18, 2011
Does question B require that the board be horizontal when the coin is placed?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:57[/i] As the title...
bubing120 Electronics Design Contest
FPGA Verification Issues
Why does changing one module during FPGA verification affect the functions of other modules? (Note: the two modules are not related in any way). Sometimes adding a function or improving it will make a...
eeleader FPGA/CPLD
Problems encountered in Modelsim
[color=#000][backcolor=rgb(227, 223, 206)] Directly on the picture, after adding the project diagram, the compilation passed. When starting the simulation, after selecting the file, the arrow part in ...
logitech66 FPGA/CPLD
I would like to ask you guys, which field effect transistors should I use when solving power supply related problems?
[i=s] This post was last edited by paulhyde on 2014-9-15 04:07 [/i] I would like to ask you guys, which field effect tubes do you use when doing power supply related questions? How do you make inducto...
经世致用 Electronics Design Contest
A large high-tech listed company is recruiting: Embedded system design engineer/communication product design engineer/system software design engineer. Work location: Shenzhen
Our company is a large high-tech listed company in Shenzhen, mainly engaged in the production and development of power system products, microelectronics products, optical and magnetic equipment. The c...
xixilil Embedded System
Discussion on the Key Technologies of the Fourth Generation Mobile Communications
A brief discussion on the key technologies of the fourth generation of mobile communications (4G) 1. Introduction The concept of the fourth generation of mobile communications (4G) can be called broad...
kangwugao250 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2265  202  1399  2867  2739  46  5  29  58  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号