EEWORLDEEWORLDEEWORLD

Part Number

Search

PVHT1206Y2672DGPD

Description
Fixed Resistor, Thin Film, 0.165W, 26700ohm, 200V, 0.5% +/-Tol, 15ppm/Cel, Surface Mount, 1206, CHIP
CategoryPassive components    The resistor   
File Size110KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PVHT1206Y2672DGPD Overview

Fixed Resistor, Thin Film, 0.165W, 26700ohm, 200V, 0.5% +/-Tol, 15ppm/Cel, Surface Mount, 1206, CHIP

PVHT1206Y2672DGPD Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145091144272
package instructionCHIP
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresANTI-SULFUR
structureRectangular
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature270 °C
Minimum operating temperature-55 °C
Package height0.4 mm
Package length3.06 mm
Package formSMT
Package width1.6 mm
method of packingTR, Paper
Rated power dissipation(P)0.165 W
Rated temperature250 °C
resistance26700 Ω
Resistor typeFIXED RESISTOR
size code1206
surface mountYES
technologyTHIN FILM
Temperature Coefficient15 ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.5%
Operating Voltage200 V
PVHT
www.vishay.com
Vishay Sfernice
High Stability - Very High Temperature (270 °C)
Thin Film Wraparound Chip Resistors, Sulfur Resistant
FEATURES
• Operating temperature range: -55 °C; +250 °C
• Storage temperature: -55 °C; +270 °C
• Gold terminations (< 1 μm thick)
• 5 sizes available (0402, 0603, 0805, 1206,
2010); other sizes upon request
• Temperature coefficient down to 5 ppm/°C
typical, 10 ppm/°C maximum (-55 °C; +270 °C)
DESIGN SUPPORT TOOLS
Models
Available
click logo to get started
• Tolerance down to 0.05 %
• Load life stability: 0.8 % typical (1 % max.) after 2000 h at
250 °C (ambient) at Pn
• Shelf life stability: 1.5 % typical after 8000 h
• SMD wraparound
• 0.02 % upon request
• TCR remains constant after long term storage at 270 °C
• Sulfur resistant (per ASTM B809-95 humid vapor test)
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
INTRODUCTION
For applications such as down hole applications, the need
for parts able to withstand very severe conditions
(temperature as high as 250 °C powered or up to 270 °C
un-powered) has led Vishay Sfernice to push out the limit of
the thin film technology.
Designers might read the application note “Power
Dissipation Considerations in High Precision Vishay
Sfernice Thin Film Chip Resistors and Arrays
(P, PRA etc…) (High Temperature Application)”
www.vishay.com/doc?53047
in conjunction with this
datasheet to help them to properly design their board and
get the best performances of the PVHT.
Vishay Sfernice research and development engineers will be
willing to support any customer design considerations.
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
PVHT0402
PVHT0603
PVHT0805
PVHT1206
PVHT2010
SIZE
0402
0603
0805
1206
2010
RESISTANCE
RANGE
39 to 45K
39 to 108K
39 to 240K
39 to 900K
39 to 2.5M
RATED POWER
(1)(2)
P
250 °C
W
0.031
0.062
0.100
0.165
0.2
LIMITING ELEMENT
VOLTAGE
V
50
75
150
200
300
TOLERANCE
±%
0.05, 0.1, 0.5, 1
0.05, 0.1, 0.5, 1
0.05, 0.1, 0.5, 1
0.05, 0.1, 0.5, 1
0.05, 0.1, 0.5, 1
TEMPERATURE
COEFFICIENT
(3)
± ppm/°C
5, 10, 15, 25, 30, 50, 55
5, 10, 15, 25, 30, 50, 55
5, 10, 15, 25, 30, 50, 55
5, 10, 15, 25, 30, 50, 55
5, 10, 15, 25, 30, 50, 55
Notes
(1)
For power handling improvement, please refer to application note 53047 “Power Dissipation Considerations in High Precision Vishay
Sfernice Thin Film Chip Resistors and Arrays (High Temperature Applications)”
www.vishay.com/doc?/53047
and consult Vishay Sfernice
(2)
See derating curve on next page
(3)
See Table 1 on next page
CLIMATIC SPECIFICATIONS
Operating temperature range
Storage temperature range
-55 °C; +250 °C
-55 °C; +270 °C
MECHANICAL SPECIFICATIONS
Substrate
Resistive Element
Passivation
Protection
Terminations
Alumina
Thin Film
Silicon nitride (Si
3
N
4
)
Epoxy + Silicone
Gold (< 1 μm) over nickel barrier
PERFORMANCE VS. HUMID SULFUR VAPOR
Test conditions
Test results
Revision: 04-Jan-2019
50 °C ± 2 °C, 85 % ± 4 % RH,
exposure time 500 h
Resistance drift < (0.05 %
R
+ 0.05
),
no corrosion products observed
Caution:
Performances obtained with following mounting conditions:
• Test board material: alumina
• Solder paste: PbSnAg (93.5/5/1.5)
Document Number: 53060
1
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
What is the difference between using Quartus to make FPGA and CPLD?
I would like to ask you, what is the difference between using Quartus to make FPGA and CPLD?If you have existing fpga and cpld files (no matter how simple they are), could you please send them to me?I...
jyym111 FPGA/CPLD
[Hot] LED lighting driver solutions suitable for the Chinese market, 2011 latest edition!!!
:) LED lighting driver solutions suitable for the Chinese market, 2011 latest version! Friends in need can download itLED Reference Design Guide helps you to easily cope with various lighting design c...
EEWORLD社区 Analogue and Mixed Signal
Automobile performance test system based on virtual reality technology
[font=Verdana]1. Introduction [/font] [font=Verdana] The emergence of virtual prototype technology and virtual reality technology has improved the traditional automobile design and testing methods. [/...
zy920 Automotive Electronics
Show the process of WEBENCH design + design a FPGA power supply using Altera's 5AGXB7
1. Design topic: Design an FPGA power supply using Altera's 5AGXB7 2. Open the webench design tool [url]http://www.ti.com.cn/lsds/ti_zh/analog/webench/overview.page[/url] Enter FPGA/uP to input parame...
qwqwqw2088 Analogue and Mixed Signal
Can the IO port control the conduction of the transistor?
In the previous post "Shameful Design Mistakes", it is said that the IO port cannot control the conduction of the transistor. However, in actual use, the IO port is often used to directly control the ...
lixiaohai8211 Analog electronics
How to back up the entire TF card of Sitara Starter Kit?
Is there any way to back up the contents of a TF card as a whole, and when restoring the whole disk, it can ensure that the MLO boot file is the first file written to the TF card and retains the same ...
powerxlgood Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2293  208  2241  2882  2685  47  5  46  59  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号