25-0.002.125-183DTL datasheet, PDF

Datasheet> All Categories > The connector> The connector> 25-0.002.125-183DTL

25-0.002.125-183DTL: DescriptionInterconnection Device; CategoryThe connector The connector; File Size227KB，3 Pages; ManufacturerAries Electronics

Download Datasheet Parametric View All

25-0.002.125-183DTL Overview

Interconnection Device

25-0.002.125-183DTL Parametric

Parameter Name	Attribute value
Reach Compliance Code	compli
Connector type	INTERCONNECTION DEVICE
Base Number Matches	1

Preview

Download Datasheet

View All

Series 181 Thru 183

90° Pin Staked Flex Jumpers

FEATURES:

• Aries 90° Pin Staked Flex Jumpers combine thin, flexible, solid Copper conductors

embedded between layers of tough, flexible, flame-retardant insulation.

• Consult factory for cable lengths under 2.000 [50.80].

• See Data Sheet

11005

for Flat Pin Staked Flex Jumpers

• For RoHS applications for Lead-Free Soldering use HT Cable

GENERAL SPECIFICATIONS:

• Standard cable insulation is white UL VW-1, Style 2643 flame retardant Polyester

(Mylar) adhesive.

• High temperature flame retardant cable insulation is Polyimide (Kapton) insulation

with acrylic adhesive.

• Cable conductors are solid Copper with a cross-sectional area equivalent to that

of 26 gauge AWG.

• Female housing is black UL 94V-0 Glass-filled Stanyl 4/6 Nylon.

• Female and male “crimp-on” pins are spring-tempered Copper Alloy 510.

• Female and male pin plating:

= 100μ” [2.54μm] min. Matte Tin per ASTM-B545-97 over 50μ” Min. Nickel per

ASTM-AMS-QQ-N-290

= 100μ” [2.54μm] min. 93/7 Tin/Lead per SAE-AMS-P-81728 over 50μ”

[1.27μm] min. Nickel per SAE-AMS-QQ-N-290.

• Cable current rating=3 Amps

• Cable voltage rating=300 Volts

• Cable dielectric strength=2500 Volts/mil, minimum (standard)

=4000 Volts/mil, minimum (high temp)

• Cable insulation resistance=1000 MOhms minimum (standard)

=100,000 MOhms (high temp)

•Conductor/Contact Resistance (avg.) = 20mOhms initial (max. 20mOhm increase)

based on a 2”cable @20°C.

•Operating temperature=67 to 257°F [-55 to 105°C].

• Female housing accepts leads .024-.030 [.61-.76] square,

.150 [3.81] long minimum.

MOUNTING CONSIDERATIONS:

• Suggested PCB hole size=.032+ .002 .81 + .05] dia.

No. of Conductors:

(4 – 40)

Note: Aries specializes in custom design and production. In addition to

the standard products shown on this page, special materials, platings,

sizes, and configurations can be furnished, depending on quantities.

Aries reserves the right to change product specifications without notice.

LL DIMENSIONS

INCHES

[

MILLIMETERS

]

All tolerances

+ .005 [.13] unless otherwise specified

Kapton is a registered trademark for DuPont

**Aries reserves the right to ship with

or without a polarization stripe unless

otherwise specified by customer

“A”=NO. OF CONDUCTORS X .100 [2.54]

“B”=(NO. OF CONDUCTORS -1) X .100 [2.54]

ORDERING INFORMATION

XX-XXXX-18X X X XX XX

Optional Suffix:

“HT”=High temperature cable insulation

Optional Suffix:

“TL” = Tin/Lead Plating

Optional Suffix:

“P”=Polarization stripe included

Cable Length: “L” in inches

Min. Cable Length = 2.00” (-002)

2” = -002-

2.5” = -002.5-

2.25” = -002.25-

2.125” = -002.125-

Jumper Series:

181: Male both ends

182: Male/Female (tin)

183: Female (tin) both ends

Bend Options:

“A” = Both ends bent 90°, same direction

“B” = One male end bent 90°

“C” = Both ends bent 90°, opposite direction

“D” = One female end bent 90°

XX-XXXX-182B

XX-XXXX-182BP

XX-XXXX -182BTL

XX-XXXX-182BHT

XX-XXXX-182BPTL

XX-XXXX-182BPHT

XX-XXXX-182BPTLHY

XX-XXXX-182C

XX-XXXX-182CP

XX-XXXX-182CTL

XX-XXXX-182CHT

XX-XXXX-182CPTL

XX-XXXX-182CPHT

XX-XXXX-182CPTLHT

XX-XXXX -182D

XX-XXXX-182DP

XX-XXXX-182DTL

XX-XXXX-182DHT

XX-XXXX-182DPTL

XX-XXXX-182DPHT

XX-XXXX-182DPTLHT

XX-XXXX-183A

XX-XXXX-183AP

XX-XXXX-183ATL

XX-XXXX-183AHT

XX-XXXX-183APTL

XX-XXXX-183APHT

XX-XXXX-183APTLHT

XX-XXXX-183C

XX-XXXX-183CP

XX-XXXX-183CTL

XX-XXXX-183CHT

XX-XXXX-183CPTL

XX-XXXX-183CPHT

XX-XXXX-183CPTLHT

XX-XXXX-183D

XX-XXXX-183DP

XX-XXXX-183DTL

XX-XXXX-183DHT

XX-XXXX-183DPTL

XX-XXXX-183DPHT

XX-XXXX-183DPTLHT

XX-XXXX-181A

XX-XXXX-181AP

XX-XXXX-181ATL

XX-XXXX-181AHT

XX-XXXX-181APTL

XX-XXXX-181APHT

XX-XXXX-181APTLHT

XX-XXXX-181B

XX-XXXX-181BP

XX-XXXX-181BTL

XX-XXXX-181BHT

XX-XXXX-181BPTL

XX-XXXX-181BPHT

XX-XXXX-181BPTLHT

XX-XXXX-181C

XX-XXXX-181CP

XX-XXXX-181CTL

XX-XXXX-181CHT

XX-XXXX-181CPTL

XX-XXXX-181CPHT

XX-XXXX-181CPTLHT

XX-XXXX-182A

XX-XXXX-182AP

XX-XXXX-182ATL

XX-XXXX-182AHT

XX-XXXX-182APTL

XX-XXXX-182APHT

XX-XXXX-182APTLHT

http://www.arieselec.com • info@arieselec.com

PRINTOUTS OF THIS DOCUMENT MAY BE OUT OF DATE AND SHOULD BE CONSIDERED UNCONTROLLED

Bristol, PA

USA

TEL:

(215) 781-9956

FAX:

(215) 781-9845

abc

11019

REV.K

Page

1 of 3

Recommended Resources

Multipurpose battery charger circuit

Adjustable switching power supply circuit diagram using L4970A

Automatic opening and closing electronic ballast circuit diagram a

AFC circuit

Symmetric clock circuit divided by 5

XY servo mechanism control circuit diagram

XILINX ISE 14.6 Failed to create temporary project! !: Open ISE, and a dialog box "Project Open Failed" will pop up first. Close it and then click New Project, and then "Failed to create temporary project" will appear, and another dialog box will pop up a...; daiwenzhou FPGA/CPLD

Chinese caller ID device based on DTMF format!: [i=s]This post was last edited by paulhyde on 2014-9-15 03:39[/i] [b][color=#000099][/color][/b] [url=http://bbs.cepark.com/attachment.php?aid=MjgzMnwwNzgwODIzOXwxMjY3MzYwMDEzfGFiNzZYdmI4MXN2UzZVcXJaY...; gina Electronics Design Contest

High-speed AD data acquisition, asynchronous FIFO, or dual-port RAM: RT acts as an oscilloscope, FPGA collects data and sends it to STM32 for display. Experienced friends please give me some advice....; 523335234 FPGA/CPLD

Modification of sensitive variable table after ISE VHDL synthesis: After synthesis, I added sensitive variables according to the warning, but the program does not run. I want to know, after synthesis, I must remove the latch according to the warning, but must I add s...; timdong FPGA/CPLD

An unavoidable problem in electronic product design—EMI pre-compliance testing and debugging: EMI pre-compliance test and debugging have become an unavoidable problem for engineers in electronic product design.It is difficult to pass the expensive EMI compliance test in one go.It is difficult ...; 肥兔子 Download Centre

Polling pin level: DSP INT1 pin is connected to the status input signal of external device. Now I need to judge whether INT1 level is high or low to execute other programs. I have not realized it by judging IFR bit. How...; ztttt2001 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components