EEWORLDEEWORLDEEWORLD

Part Number

Search

71V546XS133PFGI8

Description
ZBT SRAM, 128KX36, 4.2ns, CMOS, PQFP100
Categorystorage    storage   
File Size184KB,21 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

71V546XS133PFGI8 Overview

ZBT SRAM, 128KX36, 4.2ns, CMOS, PQFP100

71V546XS133PFGI8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1122333719
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time4.2 ns
Maximum clock frequency (fCLK)133 MHz
I/O typeCOMMON
JESD-30 codeR-PQFP-G100
JESD-609 codee3
memory density4718592 bit
Memory IC TypeZBT SRAM
memory width36
Humidity sensitivity level3
Number of terminals100
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP100,.63X.87
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Maximum standby current0.045 A
Minimum standby current3.14 V
Maximum slew rate0.31 mA
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
128K x 36, 3.3V Synchronous
IDT71V546S/XS
SRAM with ZBT™ Feature,
Burst Counter and Pipelined Outputs
Features
128K x 36 memory configuration, pipelined outputs
Supports high performance system speed - 133 MHz
(4.2 ns Clock-to-Data Access)
ZBT
TM
Feature - No dead cycles between write and read
cycles
Internally synchronized registered outputs eliminate the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
Single 3.3V power supply (±5%)
Packaged in a JEDEC standard 100-pin TQFP package
clock cycle, and two cycles later its associated data cycle occurs, be it
read or write.
The IDT71V546 contains data I/O, address and control signal regis-
ters. Output enable is the only asynchronous signal and can be used to
disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V546 to be
suspended as long as necessary. All synchronous inputs are ignored
when
CEN
is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the user
to deselect the device when desired. If any one of these three is not active
when ADV/LD is low, no new memory operation can be initiated and any
burst that was in progress is stopped. However, any pending data
transfers (reads or writes) will be completed. The data bus will tri-state two
cycles after the chip is deselected or a write initiated.
The IDT71V546 has an on-chip burst counter. In the burst mode, the
IDT71V546 can provide four cycles of data for a single address presented
to the SRAM. The order of the burst sequence is defined by the
LBO
input
pin. The
LBO
pin selects between linear and interleaved burst sequence.
The ADV/LD signal is used to load a new external address (ADV/LD =
LOW) or increment the internal burst counter (ADV/LD = HIGH).
The IDT71V546 SRAM utilizes IDT's high-performance, high-volume
3.3V CMOS process, and is packaged in a JEDEC standard 14mm x
20mm 100- pin thin plastic quad flatpack (TQFP) for high board density.
Description
The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit)
synchronous SRAM organized as 128K x 36 bits. It is designed to
eliminate dead bus cycles when turning the bus around between reads
and writes, or writes and reads. Thus it has been given the name ZBT
TM
,
or Zero Bus Turn-around.
Address and control signals are applied to the SRAM during one
Pin Description Summary
A
0
- A
16
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
I/O
0
- I/O
31
, I/O
P1
- I/O
P4
V
DD
V
SS
Address Inputs
Three Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance Burst Address / Load New Address
Linear / Interleaved Burst Order
Data Input/Output
3.3V Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Synchronous
Static
Static
3821 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.
OCTOBER 2008
DSC-3821/05
1
©2007 Integrated Device Technology, Inc.
MCU reset problem
STM32F407ZET6 resets every 4.4ms, what's going on???...
xxhhzz stm32/stm8
Please advise on PMOS high-side driver under wide voltage range!
I usually do a lot of software, but recently my boss asked me to make a circuit board to control the opening and closing of 40-400V DC voltage. Due to the limitation of the object to be measured, it c...
lltd2006 Analog electronics
This smart shirt knows when you're nervous and blushing
The clothes we wear mean a lot, but a new smart shirt developed by American luxury group Ralph Lauren could help people learn more about their bodies and health. Called the Polo Tech Smart Shirt, it w...
绿茶 RF/Wirelessly
wince cab installation package problem (vs2005)
I want to make a cab installation package to install today's plug-in. I wrote an installation program setupdll.dll according to the instructions on the Internet, but when I installed it on the emulato...
mhlllf Embedded System
【CN0012】AD5382 channel monitoring function
Circuit Function and AdvantagesIn a multichannel DAC system, being able to monitor all outputs at a single point is very beneficial for troubleshooting and diagnostic analysis. This circuit uses a sin...
EEWORLD社区 ADI Reference Circuit
dshow CreateMediaType FreeMediaType unresolved external symbol
I am doing dshow development on wince6.0, the header files and libraries that have been included #include #include #include #include #include#pragma comment(lib,"Strmiids.lib") I want to change the re...
wangtingcaojia Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 689  1763  2401  2547  826  14  36  49  52  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号