EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3S272BC-0017CDI8

Description
LVPECL Output Clock Oscillator
CategoryPassive components    oscillator   
File Size473KB,18 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

8N3S272BC-0017CDI8 Overview

LVPECL Output Clock Oscillator

8N3S272BC-0017CDI8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1320159447
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TR
maximum descent time0.45 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency622.08 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.45 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry53/47 %
Terminal surfaceMatte Tin (Sn)
LVPECL Frequency-Programmable
Crystal Oscillator
IDT8N3S272
DATA SHEET
General Description
The IDT8N3S272 is a Frequency-Programmable Crystal Oscillator
with very flexible frequency programming capabilities. The device
uses IDT’s fourth generation FemtoClock® NG technology for an
optimum of high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm package.
The device can be factory programmed to any frequency in the range
from 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz and
supports a very high degree of frequency precision of 218Hz or
better. The extended temperature range supports wireless
infrastructure, telecommun- ication and networking end equipment
requirements.
Features
Fourth generation FemtoClock® NG technology
Factory-programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
One 2.5V or 3.3V LVPECL clock output
Output enable control (positive polarity), LVCMOS/LVTTL
compatible
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.24ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.27ps (typical),
integer PLL feedback configuration
2.5V or 3.3V supply
-40°C to 85°C ambient operating temperature
Available in a lead-free (RoHS 6) 6-pin ceramic package
Block Diagram
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
Pin Assignment
DNU
1
2
3
6
5
4
V
CC
nQ
Q
nOE
V
EE
OSC
f
XTAL
2
÷P
÷N
Q
nQ
÷MINT,
MFRAC
25
Configuration Register (ROM)
nOE
Pulldown
7
IDT8N3S272
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3S272CCD
REVISION A NOVEMBER 28, 2012
1
©2012 Integrated Device Technology, Inc.
CE6.0 stream interface access physical address
I want to make a tool to operate register reading and writing. I checked the information before and found that it can be done with two functions: virtualalloc and virtualcopy. However, I found that vi...
helloween Embedded System
Ask about wireless network card communication
I have a wireless network card on my laptop now. I want to write a wireless communication program to send commands to wirelessly control the mobile car (which also has a wireless receiving module). It...
jjt000440949 Embedded System
【Qinheng RISC-V core CH582】 2 MounRiver Studio initial test and demo routines
After installing MounRiver, I opened the Demo program provided by WCH582.After compiling directly, there is no error. Download the downloader according to the address provided by the website.After suc...
kit7828 Domestic Chip Exchange
Part 1: FPGA (quartus NIOS2) development environment construction for beginners
[i=s]This post was last edited by boming on 2014-7-2 22:45[/i] It has been a few days since I received the development board, and the computer system has problems again, so I haven't studied it. After...
boming FPGA/CPLD
MULTI BIN problem, please see if anyone can give me the debug information (after KernelInit, thank you)
I am using Samsung's BSP, MULTI BIN method (wince5.0). My problem is as follows: Windows CE Kernel for ARM (Thumb Enabled) Built on Jun 24 2004 at 18:21:58 ProcessorType=0926 Revision=5 sp_abt=ffff500...
yoyo_xmu Embedded System
C8051F+OLED+SHT21 Design PCB (Second Edition)
The PCB is almost finished, and I can finally catch up with SOSO's progress. . . . It was drawn in a hurry... and it's very rough... But there shouldn't be any big problems... Let's take a look at the...
drjloveyou DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2106  2370  809  2481  654  43  48  17  50  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号