EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4S272BC-0077CD

Description
LVDS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size599KB,18 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

8N4S272BC-0077CD Overview

LVDS Output Clock Oscillator

8N4S272BC-0077CD Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1308557484
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TRAY
maximum descent time0.45 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Installation featuresSURFACE MOUNT
Nominal operating frequency125 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.45 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry53/47 %
LVDS Frequency-Programmable
Crystal Oscillator
IDT8N4S272
DATA SHEET
General Description
The IDT8N4S272 is a Factory Frequency-Programmable Crystal
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock
®
NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory programmed to any in the range from
15.476MHz to 866.67MHz and from 975MHz to 1,300MHz and
supports a very high degree of frequency precision of 218Hz or
better. The extended temperature range supports wireless
infrastructure, telecommunication and networking end equipment
requirements.
Features
Fourth generation FemtoClock
®
NG technology
Factory-programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
One 2.5V, 3.3V LVDS clock output
Output enable control (positive polarity), LVCMOS/LVTTL
compatible
RMS phase jitter @ 231.25MHz (12kHz - 20MHz):
0.48ps (typical), integer PLL feedback configuration
RMS phase jitter @ 231.25MHz (1kHz - 40MHz):
0.50ps (typical), integer PLL feedback configuration
2.5V or 3.3V supply
-40°C to 85°C ambient operating temperature
Available in a lead-free (RoHS 6) 6-pin ceramic package
Block Diagram
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
Pin Assignment
DNU 1
6 V
DD
5 nQ
4 Q
OSC
f
XTAL
2
÷P
÷N
Q
nQ
nOE 2
GND 3
÷MINT,
MFRAC
25
Configuration Register (ROM)
nOE
Pulldown
7
IDT8N4S272
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4S272CCD
REVISION A OCTOBER 3, 2012
1
©2012 Integrated Device Technology, Inc.
IMX6ULL development board Ubuntu common commands (Part 2)
Common Ubuntu commands for IMX6ULL development board (Part 2) - Based on Xunwei-i.MX6ULL Terminator development board2.5.10 View file content command cat"cat" is a text output command under the Linux ...
马佳徐徐 Embedded System
MM32F031 Development Board Review 10: Hardware-Driven SPI
Today I worked on the hardware driver SPI. I originally wanted to give it a try because I didn't get it done on Sunday. I just wanted to give it a try. Maybe I have some basic knowledge of the simulat...
ddllxxrr Motor Drive Control(Motor Control)
Let’s talk about the analysis of common terms in PCB!
When drawing a through-hole pad, the hole should be 10mil (0.2mm)larger than the pin , and the outer diameter should be more than 20mil larger than the hole, otherwise the pad is too small and it is v...
造物工场PCB PCB Design
Three years of work for nothing! The programmer was ordered to pay Tencent 976,000 yuan in compensation and return 158,000 yuan for violating the "non-compete agreement"
Source: CSDN On March 1, the China Judgments Online website published an announcement - the second instance civil judgment of the second instance of the non-competition dispute between Sun and Tencent...
eric_wang Talking
In what environment does the CTL language run?
I am planning to work on testing the IP core in SOC. Could you tell me about the interpretation and execution environment of CTL language?...
chiwawa Embedded System
FPGA Design Sharing
[Verilog Basics and Programming Standards Video Open Course] First Period [url]http://bbs.elecfans.com/jishu_390144_1_1.html[/url] [Verilog Basics and Programming Standards Video Open Course] Second P...
楞伽山人 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 64  1759  729  2121  2008  2  36  15  43  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号