EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4S272FC-204LCDI

Description
LVDS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size599KB,18 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

8N4S272FC-204LCDI Overview

LVDS Output Clock Oscillator

8N4S272FC-204LCDI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1308560127
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TRAY
maximum descent time0.45 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.45 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry53/47 %
LVDS Frequency-Programmable
Crystal Oscillator
IDT8N4S272
DATA SHEET
General Description
The IDT8N4S272 is a Factory Frequency-Programmable Crystal
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock
®
NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory programmed to any in the range from
15.476MHz to 866.67MHz and from 975MHz to 1,300MHz and
supports a very high degree of frequency precision of 218Hz or
better. The extended temperature range supports wireless
infrastructure, telecommunication and networking end equipment
requirements.
Features
Fourth generation FemtoClock
®
NG technology
Factory-programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
One 2.5V, 3.3V LVDS clock output
Output enable control (positive polarity), LVCMOS/LVTTL
compatible
RMS phase jitter @ 231.25MHz (12kHz - 20MHz):
0.48ps (typical), integer PLL feedback configuration
RMS phase jitter @ 231.25MHz (1kHz - 40MHz):
0.50ps (typical), integer PLL feedback configuration
2.5V or 3.3V supply
-40°C to 85°C ambient operating temperature
Available in a lead-free (RoHS 6) 6-pin ceramic package
Block Diagram
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
Pin Assignment
DNU 1
6 V
DD
5 nQ
4 Q
OSC
f
XTAL
2
÷P
÷N
Q
nQ
nOE 2
GND 3
÷MINT,
MFRAC
25
Configuration Register (ROM)
nOE
Pulldown
7
IDT8N4S272
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4S272CCD
REVISION A OCTOBER 3, 2012
1
©2012 Integrated Device Technology, Inc.
How do TTL 521-1 and LM358 form a voltage acquisition circuit?
How do TTL 521-1 and LM358 form a voltage acquisition circuit? Thanks for your advice!...
tom0212 Analog electronics
Basic knowledge of radome structure
Important note: The development and construction of radomes are complex. The data mentioned in the article are only approximate values. This information can only be used as a preliminary understanding...
Jacktang Wireless Connectivity
(Repost) Getting Started with Bluetooth Development
Related information: Bluetooth and BLE Bluetooth is a wireless technology standard used to allow fixed and mobile devices to exchange data over short distances to form a personal area network (PAN). I...
freebsder RF/Wirelessly
How to choose a soldering iron or soldering station
[size=14px] When choosing a soldering iron, users usually consider the power (Watt) of the soldering iron first to measure its performance, thinking that the higher the power, the better. In fact, thi...
bjhyyq Discrete Device
Show the process of WEBENCH design + FPGA power supply
Design a power supply for FPGA 1. Select the device model2. Add load portsAdd the above 5 power ports.Generate the circuit structure. There are 4 power chips in total, and the power chip types are dif...
billjing Analogue and Mixed Signal
FPGA board SDRAM problem
I have recently made several FPGA boards, and one of them is quite strange. Verilog can read and write SDRAM normally, that is, when writing a data, the data is correct when read out. However, when ru...
梦之旅 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1647  990  2210  559  1453  34  20  45  12  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号