BRP2-S-28-R-2-G2 datasheet, PDF

BRP2-S-28-R-2-G2: DescriptionHEADER CONNECTOR,PCB MNT,RECEPT,28 CONTACTS,PIN,0.1 PITCH,WRAP POST TERMINAL,BLACK; CategoryThe connector The connector; File Size157KB，2 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

BRP2-S-28-R-2-G2 Overview

HEADER CONNECTOR,PCB MNT,RECEPT,28 CONTACTS,PIN,0.1 PITCH,WRAP POST TERMINAL,BLACK

Parameter Name	Attribute value
Objectid	1225133766
Reach Compliance Code	unknown
ECCN code	EAR99
body width	0.113 inch
subject depth	0.16 inch
body length	2.799 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulator color	BLACK
insulator material	GLASS FILLED POLYETHYLENE
Manufacturer's serial number	BRP2
Plug contact pitch	0.1 inch
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
PCB contact pattern	RECTANGULAR
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.395 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	28

Are there any recommendations for energy harvesting chips?: I've seen Linear's energy harvesting chip, and I'd like to ask if other companies have made it:kiss: :kiss: :kiss: :kiss:...; shuigui Power technology

input delay /output delay ？: module ad(input clk ，en ,input [7:0]AD，output wire AD_CLK ); wire PLL_CLK1,PLL_CLK2 ; PLL1 PLL1(clk ,PLL_CLK1) ; PLL2 PLL2(clk,PLL_CLK2) ; assign PLL_CKJ3 = en ? PLL_CLK2 : PLL_CLK1 ; lcell lcell_inst...; eeleader FPGA/CPLD

Buttonless kitchen timer: Although using a 108MH microcontroller as a timer is a bit big and insignificant, this small work also uses modules such as timer, ADC, interrupt and GPIO. The principle of the work is mainly to use t...; serialworld GD32 MCU

What does a non-tri-state bus mean?: The AHB bus protocol says that it is a non-tristate implementation. Does it mean that there can be no high-impedance state during the AHB control process? If a branch assignment operation is performed...; eeleader FPGA/CPLD

Master guide fpga altera to divide the 50MHZ clock to read rom data, mif file: [i=s]This post was last edited by Thomas520 on 2018-11-28 10:12[/i] Attached is the MIF file. And the generated rom image...; Thomas520 FPGA/CPLD

【Share】2009 Computer Science Postgraduate Entrance Examination Syllabus: [font=宋体][size=3][Share] 2009 Computer Examination Outline [/size][/font][align=left][align=left][b][font=宋体][size=10.5pt]Free Download [/size][/font][/b][font=宋体][size=10.5pt]: [/size][/font][font=宋体...; juy4567 RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components