EEWORLDEEWORLDEEWORLD

Part Number

Search

1301160020

Description
Value Plus Box Track for Flat Cable, Festoon End Clamp, 10.92mm
File Size24KB,1 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet View All

1301160020 Overview

Value Plus Box Track for Flat Cable, Festoon End Clamp, 10.92mm

This document was generated on 10/14/2015
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
Part Number:
Status:
Overview:
Description:
1301160020
Active
Aero-Motive® Box-Track Festoon Systems
Value Plus Box Track for Flat Cable, Festoon End Clamp, 10.92mm (.430") Cable
Height - Maximum
Documents:
RoHS Certificate of Compliance (PDF)
General
Product Family
Series
Cable Height - Maximum
Cable Width - Maximum
Combined Cable Weight-Max./Car
Component Type
Depth
Duty
Height
Length
Overview
Product Name
Type
UPC
Woodhead
Physical
Material - Metal
Packaging Type
Saddle Radius
Thread Size
Wire/Cable Type
Material Info
Old Part Number
Festoons
130116
10.92mm (.430")
57.91mm (2.280")
19.96kg (44.0 lb)
End Clamp
80.77mm (3.180")
Standard - 20kg per Car
90.42mm (3.560")
95.00mm (3.740")
Aero-Motive® Box-Track Festoon Systems
Aero-Motive®
Box Track - Plus
78678863123
Yes
Aluminum
Individual Carton
86.25mm (3.400")
N/A
Flat
42432
Series image - Reference only
EU ELV
Not Reviewed
EU RoHS
China RoHS
Not Reviewed
REACH SVHC
Not Reviewed
Halogen-Free
Status
Not Reviewed
Need more information on product
environmental compliance?
Email productcompliance@molex.com
Please visit the Contact Us section for any
non-product compliance questions.
China ROHS
ELV
Not Reviewed
Not Reviewed
Search Parts in this Series
130116 Series
This document was generated on 10/14/2015
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
Part 5: Look at the schematic diagram, learn FPGA configuration and special functions of IO pins
First understand FPGA configuration. You can watch the video link: http://pan.baidu.com/s/1eQcOBxo Password: jz2yConfiguration is the process of programming the contents of the FPGA. The need to perfo...
boming FPGA/CPLD
Discussion on Control of SPWM Modulation
I'm writing an SPWM module recently. I used DDS to generate sine waves and triangle waves. But when I compare them, how do I design the clock of the comparator? Using the idea of gated clock, the modu...
shixiaogang FPGA/CPLD
ROHM sensor kit review (Part 3): two analog sensors
[i=s]This post was last edited by cruelfox on 2017-4-15 15:18[/i] Previous posts: [url=https://bbs.eeworld.com.cn/thread-523968-1-1.html]ROHM sensor kit review (II): Five I2C interface sensors[/url] [...
cruelfox Sensor
51 MCU C language introductory tutorial.pdf
51 MCU C language introductory tutorial.pdf...
forsharing 51mcu
There is a very good PADS (POWERPCB) video tutorial
PADS (POWERPCB) is almost a must-have circuit board design software for high-speed circuit boards. It is better than PROTEL in many aspects. I found a video tutorial, which is BT, so the more people d...
fish001 PCB Design
Help! This is a frequently asked question about displaying JPG images.
It is the SDK of WINCE5, using IImagingFactory IImage interface. The error is dcdvDlg.obj : error LNK2001: unresolved external symbol _CLSID_ImagingFactory dcdvDlg.obj : error LNK2001: unresolved exte...
water0 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1422  130  1902  2783  1971  29  3  39  57  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号