ECS-245.7-20-4VX-JEL datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ECS-245.7-20-4VX-JEL

ECS-245.7-20-4VX-JEL: DescriptionParallel - Fundamental Quartz Crystal,; CategoryPassive components Crystal/resonator; File Size508KB，2 Pages; ManufacturerECS; Websitehttp://www.ecsxtal.com/; Environmental Compliance

Download Datasheet Parametric View All

ECS-245.7-20-4VX-JEL Overview

Parallel - Fundamental Quartz Crystal,

ECS-245.7-20-4VX-JEL Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7193446023
package instruction	HC-49USSX, 2 PIN
Reach Compliance Code	compliant
Other features	BULK
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	500 µW
frequency stability	0.005%
frequency tolerance	20 ppm
JESD-609 code	e3
load capacitance	20 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	24.576 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-10 °C
physical size	L11.35XB5.0XH2.1 (mm)/L0.447XB0.197XH0.083 (inch)
Series resistance	40 Ω
surface mount	NO
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

HC-49USSX

QUARTZ CRYSTAL

The HC-49USSX is the low profile (2.1 mm Max.) resistance weld

type Thru Hole quartz crystal.

HC-49USSX QUARTZ CRYSTAL

OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS

PARAMETERS

Frequency

Frequency Tolerance*

Frequency Stability*

Shunt Capacitance

Load Capacitance

Drive Level

Operating Temperature*

Storage Temperature

Aging (First Year)

CONDITIONS

MIN

HC-49USSX

TYP

MAX

UNITS

MHz

ppm

μW

°C

ppm

@ +25°C

-10 ~ +70°C

3.570

50.000

± 30

± 50

Specify in P/N

opr

stg

@ +25°C ±3°C

ESR Ω Max.

150

120

100

-10

-55

Series

500

+70

+125

±5



Cost Effective

Low Profile

PB Free/RoHS Compliant

MSL 1

DIMENSIONS (mm)

Frequency (MHz)

3.570 ~ 4.999

5.000 ~ 5.999

6.000 ~ 6.999

7.000 ~ 8.999

9.000 ~ 12.999

13.000 ~ 19.999

20.000 ~ 30.000

26.999 ~ 39.999

40.000 ~ 50.000

Mode of Osc.

Fundamental

Overtone

Figure 1)

Side, End and Bottom

PART NUMBERING GUIDE: Example ECS-200-20-4VX

ECS - FREQUENCY ABBREVIATION

LOAD

CAPACITANCE

20 = 20 pF

S = Series

PACKAGE

Tolerance

4VX = 2.1 mm

Blank = Std

A = ± 25

ppm

J = ± 20

ppm

R = ± 15

ppm

C = ± 10

ppm

AVAILABLE OPTIONS

Stability

Blank= Std

D= ±100 ppm

E = ± 50 ppm

G = ± 30 ppm

H = ± 25 ppm

T = ± 20 ppm †

W = ±15 ppm †

K = ± 10 ppm †

PACKAGING

Temp Range

Blank= Std

L = -10 ~ +70°C

M = -20 ~ +70°C

Y = -30 ~ +85°C

N = -40 ~ +85°C

P = -40 ~ +105°C

S = -40 ~ +125°C

U = -55 ~ +125°C

Bulk

ECS

200 = 20.000 MHz

See P/N Guide

* Specify available options in P/N.

† Contact ECS for availability over extended temp range.

Rev.2017

15351 West 109

Street

Lenexa, KS 66219

Phone: 913.782.7787

Fax: 913.782.6991

www.ecsxtal.com

Recommended Resources

Large range 7~40V to 5VDC-DC step-down circuit diagram

Full wave and bridge rectifier circuitb

Automatic door detection control circuit

Baby house humidity controller circuit

Temperature alarm device circuit diagram 2

TWH95 series internal circuit principle and pin function

Capacitor three-point oscillation circuit: Why doesn't it work? Please help me. Thank you very much!...; g66651525 Analog electronics

LD4 Please advise?: LD4 Please advise?...; leizhitong FPGA/CPLD

AD620 Instrumentation Amplifier Instructions for Use: Author: Huang Kai (2002-05-05) , Recommended: Xu Yeliang (2002-05-25) . AD620 Instrumentation Amplifier Instructions for Use In general signal amplification applications, only a differential amplifier...; fighting Analog electronics

Component diagram of the DS2438 chip in Altium Designer simulation: DS2438 is a battery monitoring chip with widespread application. However, I need to use DS2438 to simulate battery-related information. When I use Altium Designer to draw the circuit diagram, I cannot...; yk1074 PCB Design

Some questions about instruction cache and data cache: I want to ask, in general RISC processors, the instruction memory and data memory are separate. So in the instruction fetch stage, the instruction is taken from the instruction cache and the result is...; cscl FPGA/CPLD

FPGA Electronic Courseware: [i=s] This post was last edited by Qingchengshanxia on 2014-10-6 20:18 [/i] FPGA Electronic Courseware...; 青城山下 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components