B32634A1223K010 datasheet, PDF

B32634A1223K010: DescriptionCAPACITOR, METALLIZED FILM, POLYPROPYLENE, 1600V, 0.022uF, THROUGH HOLE MOUNT, RADIAL LEADED; CategoryPassive components capacitor; File Size633KB，21 Pages; ManufacturerEPCOS (TDK); Environmental Compliance

Download Datasheet Parametric View All

B32634A1223K010 Overview

CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 1600V, 0.022uF, THROUGH HOLE MOUNT, RADIAL LEADED

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	2027743984
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.022 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYPROPYLENE
JESD-609 code	e3
Installation features	THROUGH HOLE MOUNT
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	BULK
positive tolerance	10%
Rated (AC) voltage (URac)	450 V
Rated (DC) voltage (URdc)	1600 V
surface mount	NO
Terminal surface	Matte Tin (Sn)
Terminal shape	WIRE

Film Capacitors

Metallized Polypropylene Film Capacitors (MFP)

Series/Type:

Date:

B32632 ... B32634

August 2004

information contained therein without EPCOS' prior express consent is prohibited.

Purchase orders are subject to the General Conditions for the Supply of Products and Services of the Electrical

and Electronics Industry recommended by the ZVEI (German Electrical and Electronic Manufacturers' Associ-

ation), unless otherwise agreed.

Request a related foreign article: For graduation project, I would like to ask the experts for an English paper related to 430 1122 (if you can provide translation, please provide translation) The best is a paper, because it is short a...; 红豆十三 Microcontroller MCU

[I contribute to the Xilinx Resource Center] Xilinx Spartan 3E Starter Kit platform controls 1602 LCD program: Xilinx Spartan 3E Starter Kit platform controls 1602 LCD programLCD1602 and Intel Flash Memory on Xilinx Spartan 3E Starter Kit share four data lines. The upper four bits and lower four bits are used ...; wanghongyang FPGA/CPLD

Debugging experience - Hardware: Debugging experience - Hardware Many novices fail in their experiments due to hardware failures during the initial hardware debugging process. Therefore, all software experiments will not be able to p...; tiankai001 MCU

TMS320F28335 Study Notes - ADC Controller: [p=26, null, left][color=#333333][font=Arial][b]1.What are the working modes of ADC? [/b][/font][/color][/p][p=26, null, left][color=#333333][font=Arial]Simultaneous sampling mode and sequential sampl...; cherish Microcontroller MCU

How to implement square addition and division operations using Verilog?: To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l...; godjohsn FPGA/CPLD

Minimum system 6: [color=black][size=10.5pt][font=Times New Roman][/font][/size][/color] [color=black][font=宋体][size=10.5pt]功能：将[/size][/font][/color][color=black][size=10.5pt][font=Times New Roman]LCD[/font][/size][/...; liuyong1989 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components