EEWORLDEEWORLDEEWORLD

Part Number

Search

3G42B-80T-1.000

Description
CMOS/TTL Output Clock Oscillator, 1MHz Nom, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size110KB,2 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3G42B-80T-1.000 Overview

CMOS/TTL Output Clock Oscillator, 1MHz Nom, SMD, 4 PIN

3G42B-80T-1.000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1294421992
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
linearity10%
Installation featuresSURFACE MOUNT
Nominal operating frequency1 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Oscillator typeCMOS/TTL
Output load2 TTL, 15 pF
physical size11.4mm x 9.6mm x 2.5mm
longest rise time6 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry60/40 %
EURO
QUARTZ
11.4 x 9.6 x 2.5mm 4 pad SMD
Industry-standard 11.4 x 9.6 x 2.5mm 4 pad SMD package
Frequency range 625kHz to 50.0MHz
CMOS/TTL Output
Supply Voltage 1.8, 2.5, 3.3 or 5.0VDC
Integrated Phase Jitter 1ps maximum
DESCRIPTION & APPLICATIONS
G42 VCXO
625.0kHz ~ 50.0MHz
Page 1 of 2
G42 VCXOs are packaged in an industry-standard 11.4 x 9.6 x 2.5mm,
4 pad SMD package. G series VCXOs use fundamental mode crystal
oscillators for low phase noise. Applications include phase lock loop,
SONET/ATM, set-top boxes, MPEG , audio/video modulation, video
game consoles, Fibre Channel, FPGAs, Data Acquisition and HDTV.
SUPPLY VOLTAGE-DEPENDENT SPECIFICATION
Input Voltage (Vdd):
Frequency Range*:
Output Waveform:
Initial Frequency Accuracy:
TTL:
Output Logic HIGH '1'
CMOS:
TTL:
Output Logic LOW '0'
Frequency Deviation Range:
Control Voltage Centre
Control Voltage Range:
GENERAL SPECIFICATION
Frequency Stability:
Frequency Change
vs. Input Voltage:
Input Voltage:
Output Load
TTL:
CMOS:
Rise/Fall Time
TTL:
CMOS:
Duty Cycle:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to Peak:
Start-up time:
Current Consumption:
6ns max, 4ns typ. (0.4V to 2.4V)
6ns max, 4ns typ. (20%~80% Vdd)
50±10% standard, 50±5% option
1ps maximum (12kHz to 20MHz)
2.0ps typical
14ps
10ms max., 3ms typical
10 to 45mA, frequency dependant
(27MHz: 10mA typical at 3.3V,
20mA typical at 5.0VDC)
6% typical, 10% maximum
10kHz min., measured at Vcont =
1.65V or2.5V.
1MΩ typical
Monotonic and Positive, increasing
control voltage increases output
frequency.
±3ppm per year maximum
RoHS Compliant and lead (Pb) free
2TTL gates
15pF
CMOS:
Vdd = +1.8VDC ±5% Vdd = +2.5VDC ±5% Vdd = +3.3VDC ±5% Vdd = +5.0VDC ±10%
16.0MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=0.9±0.15V
----
1.62V (min.)
----
0.183V (max.)
Standard: ±80ppm
(min.)
0.9VDC
0V to 1.8V
0.625MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=1.25±0.2V
----
2.25V (min.)
----
0.25V (max.)
Standard: ±80ppm
(min.)
1.25VDC
025V to 2.25V
0.625MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=1.65±0.2V
2.4V (min.)
2.97V (min.)
0.4V (max.)
0.33 (max.)
Standard: ±80ppm
(min.)
1.62VDC
0.3V to 3.0V
1.0MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=2.5±0.2V
2.4V (min.)
4.5V (min.)
0.4V (max.)
0.5V (max.)
Std: ±80ppm (min.)
±200ppm available
2.5VDC
0.5V to 1.5V
OUTLINE & DIMENSIONS
±5ppm max. (V
DD
±5%)
+1.8V±5%, +2.5V±5%,
+3.3V±5% or 5.0V±10%
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
Ageing:
RoHS Status:
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
How is the range of CS0 access to NOr flash controlled in powerpc e300?
How does the range of the powerpc e300 CS0 accessing the NOr flash be controlled? For example, the address of the nor flash is 0xfc00 0000 - 0xffff ffff and I set the LPC cs0 to access starting from 0...
hf02211 Embedded System
Will the official website of the National Tournament continue to update?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:05[/i] Is that all? I feel so disappointed! I am a little unwilling to accept it....
18246193969 Electronics Design Contest
Simulation Novice
Welcome to discuss! March into the simulation world....
luluctt Analogue and Mixed Signal
Recommend a book on how to draw a PCB board
Recommend a book on how to draw a PCB board...
零下12度半 PCB Design
How to read and write CSRs of RISC-V processors using J-Link and Embedded Studio?
CSR IntroductionThe Control and Status Register (CSR) of the RISC-V architecture is used to configure or record the operating status of some processor cores. The CSR register is a register inside the ...
MamoYU Real-time operating system RTOS
Help!!! How to isolate the input differential analog voltage?
As the title says, the external analog differential voltage of 0~5V needs to be isolated before being sent to A/D for acquisition. Does anyone have any good way to isolate the input analog differentia...
safeandc Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 299  2125  657  1583  2632  7  43  14  32  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号