3GF42B-80M-FREQ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 3GF42B-80M-FREQ

3GF42B-80M-FREQ: DescriptionLVCMOS Output Clock Oscillator, 50.01MHz Min, 640MHz Max, ROHS COMPLIANT, SMD, 4 PIN; CategoryPassive components oscillator; File Size145KB，1 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/; Environmental Compliance

Download Datasheet Parametric Compare View All

3GF42B-80M-FREQ Overview

LVCMOS Output Clock Oscillator, 50.01MHz Min, 640MHz Max, ROHS COMPLIANT, SMD, 4 PIN

3GF42B-80M-FREQ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1078111459
Reach Compliance Code	compliant
Maximum control voltage	2.31 V
Minimum control voltage	0.99 V
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	50%
linearity	10%
Installation features	SURFACE MOUNT
Maximum operating frequency	640 MHz
Minimum operating frequency	50.01 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	LVCMOS
Output load	15 pF
physical size	11.4mm x 9.6mm x 2.5mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

EURO

QUARTZ

CMOS SMD 11.4 x 9.6 x 2.5mm, 4 pad

Frequency range 50.01MHz to 640MHz

LVCMOS Output

Supply Voltage 3.3 VDC

High Q fundamental crystal

Ultra low jitter less than 1ps

OUTLINE & DIMENSIONS

GF42 VCXO

50.01MHz ~ 640.0MHz

DESCRIPTION

GF42 VCXOs, are packaged in an industry-standard, 4 pad, 11.4mm

x 9.6mm x 2.5mm SMD package. The VCXOs provide excellent phase

jitter performance, less than 1ps.

SPECIFICATION

Frequency Range

Supply Voltage:

Output Logic:

Integrated Phase Jitter:

Period Jitter RMS:

Period Jitter Peak to peak:

Phase Noise:

Initial Frequency Accuracy:

Output Voltage HIGH (1):

Output Voltage LOW (0):

Frequency Deviation Range:

Temperature Stability:

Output Load:

Start-up Time:

Duty Cycle:

Rise/Fall Times:

Current Consumption

<100MHz:

>100MHz:

Linearity:

Modulation Bandwidth:

Input Impedance:

Slope Polarity:

(Transfer function)

Storage Temperature:

Ageing:

Enable/Disable (Tristate):

RoHS Status:

50.01MHz to 640.0MHz

3.3 VDC ±5%

LVCMOS

0.4ps typical, 0.5ps maximum

(for 156.250MHz)

3.0ps typical (for 156.250MHz)

20ps typical (for 156.250MHz)

See table below

Tune to the nominal frequency

with Vc= 1.65 ±0.2VDC

90% Vdd minimum

10% Vdd maximum

±80ppm minimum

See table

15pF

10ms maximum, 5ms typical

50% ±5% measured at 50% Vdd

0.7ns typical (15pF load)

30mA maximum (15pF load)

40mA maximum (15pF load)

10% maximum, 6% typical

25kHz minimum

60kW minimum

Monotonic and Positive. (An

increase of control voltage

increases output frequency.)

-50° to +100°C

±3ppm per year first year

±2ppm per year thereafter

Not available (4

pad package)

Fully compliant

PHASE NOISE

Offset

10Hz

100Hz

1kHz

10kHz

100kHz

1MHz

10MHz

Frequency 155.25MHz

-62dBc/Hz

-92dBc/Hz

-120dBc/Hz

-132dBc/Hz

-128dBc/Hz

-140dBc/Hz

-150dBc/Hz

FREQUENCY STABILITY

Stability Code Stability ±ppm Temp. Range

0°~+70°C

100

0°~+70°C

-40°~+85°C

100

-40°~+85°C

If non-standard frequency stability is required

Use ‘I’ followed by stability, i.e. I20 for ±20ppm

over 'Industrial' temperature range -40~+85°C

PART NUMBER SCHEDULE

Example:

3GF42B-80N-156.25

Supply Voltage

3 = +3.3V

Series Designator

GF42

Stability over

Temperature range (See

table)

Pullability in ±ppm

Pullability determinator

N = minimum

M = maximum

T = Typical

Frequency in MHz

EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE

Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk

3GF42B-80M-FREQ Related Products

	3GF42B-80M-FREQ	3GF42B-80N-FREQ	3GF42B-80T-FREQ	3GF42D-80N-FREQ
Description	LVCMOS Output Clock Oscillator, 50.01MHz Min, 640MHz Max, ROHS COMPLIANT, SMD, 4 PIN	LVCMOS Output Clock Oscillator, 50.01MHz Min, 640MHz Max, ROHS COMPLIANT, SMD, 4 PIN	LVCMOS Output Clock Oscillator, 50.01MHz Min, 640MHz Max, ROHS COMPLIANT, SMD, 4 PIN	LVCMOS Output Clock Oscillator, 50.01MHz Min, 640MHz Max, ROHS COMPLIANT, SMD, 4 PIN
Is it lead-free?	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to
Objectid	1078111459	1078111463	1078111467	1078111487
Reach Compliance Code	compliant	compliant	compliant	compliant
Maximum control voltage	2.31 V	2.31 V	2.31 V	2.31 V
Minimum control voltage	0.99 V	0.99 V	0.99 V	0.99 V
Frequency Adjustment - Mechanical	NO	NO	NO	NO
Frequency offset/pull rate	80 ppm	80 ppm	80 ppm	80 ppm
frequency stability	50%	50%	50%	25%
linearity	10%	10%	10%	10%
Installation features	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT
Maximum operating frequency	640 MHz	640 MHz	640 MHz	640 MHz
Minimum operating frequency	50.01 MHz	50.01 MHz	50.01 MHz	50.01 MHz
Maximum operating temperature	70 °C	70 °C	70 °C	85 °C
Oscillator type	LVCMOS	LVCMOS	LVCMOS	LVCMOS
Output load	15 pF	15 pF	15 pF	15 pF
physical size	11.4mm x 9.6mm x 2.5mm	11.4mm x 9.6mm x 2.5mm	11.4mm x 9.6mm x 2.5mm	11.4mm x 9.6mm x 2.5mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES
maximum symmetry	55/45 %	55/45 %	55/45 %	55/45 %

Recommended Resources

Electric sewing machine circuit

Three-phase squirrel-cage motor comprehensive protection circuit

Yichang WJ-18E heater circuit diagram

Typical application circuit diagram of three-terminal voltage regulator

An air conditioner remote control circuit from TCL

Prepare to make a low-cost ESP32 small board: [i=s]This post was last edited by dcexpert on 2020-2-11 14:08[/i]During this special period, many netizens may be working from home. Working from home is very uncomfortable, but it can also allow you ...; dcexpert MicroPython Open Source section

How to represent binary decimals in Verilog?: For example: How to assign a to a decimal in input [4:0] a; //? What if I want to assign a to 0.237 during timing simulation? Using fractional during timing simulation doesn't work either. Thanks!!!...; 543680484 FPGA/CPLD

Impressions of the first day of the Munich Shanghai Electronics Show: [i=s]This post was last edited by RichCastle on 2014-3-19 23:18[/i] :loveliness:From March 18 to 20, 2014, the Munich Shanghai Electronics Show was held as scheduled at the Shanghai New International ...; RichCastle Talking

Chip CH551 please write a simple program: [i=s] This post was last edited by experts on 2020-1-4 18:48 [/i]CH551 needs a program to be written into the chipPlease let me know how much the reward is. How much is the price? Add a friend. Thanks...; 高手们带带我 MCU

What type of multiplier is DC synthesized? Is it necessary to write a special multiplier in Verilog?: Hello everyone:What type of multiplier does DC synthesize for "*"? Is it necessary to write a multiplier in Verilog ? My working clock is about 20m, and the data bit is 32 bits. I need the multiplier ...; eeleader-mcu FPGA/CPLD

"Aofei Electronics" AVR16 development board chip manual collection: Friends of Aofei Electronics who have exchanged chip coins in the forum no longer need to look for chip manuals everywhere, I have prepared them for you....; ming1005 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components