EEWORLDEEWORLDEEWORLD

Part Number

Search

3GF42C-80N-640.00

Description
LVCMOS Output Clock Oscillator, 640MHz Nom, ROHS COMPLIANT, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size125KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance  
Download Datasheet Parametric View All

3GF42C-80N-640.00 Overview

LVCMOS Output Clock Oscillator, 640MHz Nom, ROHS COMPLIANT, SMD, 4 PIN

3GF42C-80N-640.00 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1078111474
package instructionROHS COMPLIANT, SMD, 4 PIN
Reach Compliance Codecompliant
Maximum control voltage2.31 V
Minimum control voltage0.99 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability100%
linearity10%
Installation featuresSURFACE MOUNT
Nominal operating frequency640 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVCMOS
Output load15 pF
physical size11.4mm x 9.6mm x 2.5mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
EURO
QUARTZ
LVCMOS SMD 11.4 x 9.6 x 2.5mm, 4 pad
Frequency range 50.01MHz to 640MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental crystal
Ultra low jitter less than 1ps
OUTLINE & DIMENSIONS
GF42 VCXO
50.01MHz ~ 640.0MHz
DESCRIPTION
GF42 VCXOs, are packaged in an industry-standard, 4 pad, 11.4mm
x 9.6mm x 2.5mm SMD package. The VCXOs provide excellent phase
jitter performance, less than 1ps.
SPECIFICATION
Frequency Range
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Frequency Deviation Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption
<100MHz:
>100MHz:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
50.01MHz to 640.0MHz
3.3 VDC ±5%
LVCMOS
0.4ps typical, 0.5ps maximum
(for 156.250MHz)
3.0ps typical (for 156.250MHz)
20ps typical (for 156.250MHz)
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
±80ppm minimum
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
0.7ns typical (15pF load)
30mA maximum (15pF load)
40mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
60kW minimum
Monotonic and Positive. (
-50° to +100°C
±3ppm per year first year
±2ppm per year thereafter
Not available (
Fully compliant
PHASE NOISE
)
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.25MHz
-62dBc/Hz
-92dBc/Hz
-120dBc/Hz
-132dBc/Hz
-128dBc/Hz
-140dBc/Hz
-150dBc/Hz
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
over 'Industrial' temperature range -40~+85°C
PART NUMBER SCHEDULE
Example:
3GF42B-80N-156.25
Supply Voltage
3 = +3.3V
Series Designator
GF42
Stability over
)
Temperature range (
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
How does msp430x149 generate 32768hz frequency?
Dear experts, how to set DCOclock to generate 32768hz frequencyThere is a program written like this:void clock_set(void){IFG2=0;IFG1=0;_DINT();_BIC_SR(OSCOFF);BCSCTL1&=~XT2OFF;BCSCTL1|=RSEL1+RSEL0+XTS...
eris2007 Microcontroller MCU
FPGA counting problem
1:0]en; /*************************************/ reg [3:0] cs_ge; reg [3:0] cs_shi; reg [3:0] cs_bai; reg [3:0] cs_qian; always@(posedge clk1 or negedge rst) if (!rst) en9) cs_ge9) cs_shi9) cs_bai<=0; ...
关耳008 FPGA/CPLD
Is the microcontroller's operating speed determined by the crystal oscillator frequency?
I just finished reading the introductory book on microcontrollers, but I am still confused about the role of crystal oscillators. According to my understanding, the machine cycle occupied by each inst...
weimingqiang Embedded System
cyclone v HPS中 hard processor system ->SDRAM ->PHY setting
Where does the PLL reference clock frequency in the hard processor system -> SDRAM -> PHY setting in cyclone v HPS come from? FPGA TO HPS SDRAM PLL reference clock is not enabled. I saw from the infor...
free_think FPGA/CPLD
What is the embedded operating system Linux (Part 1)
Embedded Linux is an embedded operating system based on Linux. It is widely used in mobile phones, personal digital assistants (PDAs), media players, consumer electronics, and aerospace. The following...
84s DSP and ARM Processors
I need help. I have added some new things to Allegro. How should I modify the board frame?
There are also errors when importing the netlist #1 ERROR(ORCAP-36055): Illegal character in \smdk6440(8l-s)_cpu_bd_schematic_rev0.0_20090424\. #2 ERROR(ORCAP-36055): Illegal character in \smdk6440(8l...
junfususu PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 776  65  2228  189  2074  16  2  45  4  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号