EEWORLDEEWORLDEEWORLD

Part Number

Search

3GV576E-150T-200.000

Description
LVCMOS Output Clock Oscillator, 200MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size132KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GV576E-150T-200.000 Overview

LVCMOS Output Clock Oscillator, 200MHz Nom, SMD, 6 PIN

3GV576E-150T-200.000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1294715671
package instructionSMD, 6 PIN
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage1.85 V
Minimum control voltage1.45 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
linearity10%
Installation featuresSURFACE MOUNT
Nominal operating frequency200 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.8mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
EURO
QUARTZ
LVCMOS SMD 7 x 5 x 1.8mm, 6 pad
High Q fundamental mode crystal
Low jitter multiplier circuit
Frequency range 50.01MHz to 200MHz
LVCMOS Output
Supply Voltage 3.3 VDC
DESCRIPTION
GV576 VCXOs are packaged in the industry-standard, 6 pad, 7mm x
5mm SMD package. The VCXOs incorporate a high Q fundamental
mode crystal and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
OUTLINE & DIMENSIONS
GV576 VCXO
50.01MHz ~ 200.0MHz
50.01MHz to 200.0MHz
3.3 VDC ±5%
LVCMOS
2.3ps typical, 4.0ps maximum
(for 155.520MHz)
4.0ps typical (for 155.520MHz)
27.0ps typical (for 155.520MHz)
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
40mA maximum (15pF load)
6% typical, 10% maximum
25kHz minimum
2 MW minimum
Monotonic and Positive. (
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
-50° to +100°C
±3ppm 1st year maximum,
±2ppm/year thereafter
Pads 2 or 5, Enable high or 70%
Vdd min applied to Tri-state pad
to enable output.
30% Vdd max. to disable output
(high impedance)
RoHS Compliant
PHASE NOISE
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.52MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-128dBc/Hz
-122dBc/Hz
-120dBc/Hz
-140dBc/Hz
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
PART NUMBER SCHEDULE
Example:
3GV576B-80N-76.000
Supply Voltage
3 = +3.3V
Series Designator
GV576
Stability over temperature range
(
)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Which development tool is better to use?
Why doesn't the code prompt box appear in EVC? Is it not as convenient as VS?...
riscbbs Embedded System
Where can I download MICROSOFT WINDOWS 5.0 for free?
Who can give me a link?...
zhaonaiqiang Embedded System
Image transmission timing in fpga
I would like to ask you, when reading image data from SDRAM in FPGA, how can each frame be identified separately? In addition, how to calculate the timing problem, such as the main clock 60Mhz, size 6...
小霍 Integrated technical exchanges
Solution to QuartusII not generating POF file
The failure to generate a POF file after QuartusII compilation is often caused by not selecting the EPCS device. The following steps are introduced on how to select EPCS:1 Open QuartusII2Open " Assign...
eeleader FPGA/CPLD
KEIL C and protues connection problem, please help [urgent]
Hello, teachers! I have the following problem when using protues simulation, and I can't solve it. Please help me find out what the reason is, thank you! After Keil C is compiled and connected, a prom...
gjenny Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 221  1572  1698  2078  1870  5  32  35  42  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号