EEWORLDEEWORLDEEWORLD

Part Number

Search

3GW8E-150M-250.00

Description
LVCMOS Output Clock Oscillator, 250MHz Nom, ROHS AND REACH COMPLIANT, DIP-8/4
CategoryPassive components    oscillator   
File Size126KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance  
Download Datasheet Parametric View All

3GW8E-150M-250.00 Overview

LVCMOS Output Clock Oscillator, 250MHz Nom, ROHS AND REACH COMPLIANT, DIP-8/4

3GW8E-150M-250.00 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1063499834
package instructionROHS AND REACH COMPLIANT, DIP-8/4
Reach Compliance Codecompliant
Maximum control voltage1.85 V
Minimum control voltage1.45 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
linearity10%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency250 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size12.8mm x 12.8mm x 5.08mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
EURO
QUARTZ
8 pin Dual-in-Line
Frequency range 200.1MHz to 800MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental mode crystal
Low jitter multiplier circuit
DESCRIPTION
OUTLINE & DIMENSIONS
GW42 VCXOs, are packaged in an industry-standard, 4 pad, 11.4mm
x 9.6mm x 2.5mm SMD package. GW42 VCXOs incorporate a high Q
fundamental crystal and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption
<96MHz:
>96MHz:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
GW8 VCXO
200.1MHz ~ 800.0MHz
200.1MHz to 800.0MHz
3.3 VDC ±5%
LVCMOS
2.6ps typical, 4.0ps maximum
(for 155.250MHz)
4.3ps typical (for 155.250MHz)
27.0ps typical (for 155.250MHz)
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
30mA maximum (15pF load)
40mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
2 MW minimum
Monotonic and Positive. (
PHASE NOISE
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-125dBc/Hz
-121dBc/Hz
-120dBc/Hz
-140dBc/Hz
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
-50° to +100°C
±5ppm per year maximum
Not available (
Fully compliant
)
PART NUMBER SCHEDULE
Example:
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
3GW8B-80N-250.00
Supply Voltage
3 = +3.3V
Series Designator
GW8
Stability over temperature range
(
)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
There is a problem with the compilation, please help! Urgent! Urgent!
Error: Node instance "inst" instantiates undefined entity "aab" This is what I encountered after compiling. To explain, the aab module is a component compiled by me using the vhdl language. This sente...
eeleader FPGA/CPLD
C language uses binary tree to parse polynomials and evaluate
It mainly realizes the analysis of polynomial data calculation. If there is a need to make a simple calculator based on a single-chip microcomputer, then it is sufficient.#include stdio.h #include str...
liu583685 stm32/stm8
This UCos
This uCOS has hit me hard. I could barely use it before, but it's getting more and more annoying. Porting a GUI makes me laugh and cry~~~ I have to work harder~~~...
Yehhon Real-time operating system RTOS
Experts please come in, find the greatest common divisor VHDL language program!
VHDL language program to find the greatest common divisor! Urgent, thank you!!...
matin FPGA/CPLD
Ask simple questions
Can an FPGA be made into two unrelated blocks, such as a NIOS core and a combinational logic circuit. Can the two exist at the same time? If so, do they have to share a common clock?...
cafppla FPGA/CPLD
STM32F107VC Golden Dragon Development Board Chapter 10 Golden Dragon 107 - SD Card (SPI)
Chapter 10 Golden Dragon 107——SD card (SPI) [/font][font=Times New Roman] SPI card (SPI) [/font][font=Times New Roman] [/font][/size][/font][/color][color=rgb(255, 0, 255)][/color][/b] [color=rgb(255,...
旺宝电子 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2357  79  1179  458  2924  48  2  24  10  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号