EEWORLDEEWORLDEEWORLD

Part Number

Search

3HP24-A-212.500

Description
Oscillator,
CategoryPassive components    oscillator   
File Size93KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3HP24-A-212.500 Overview

Oscillator,

3HP24-A-212.500 Parametric

Parameter NameAttribute value
Objectid109600025
Reach Compliance Codecompliant
PECL OSCILLATORS
HP24 PECL OSCILLATORS
4 Pin SMD Package
FEATURES
·
·
·
·
·
Stable and clean 100KH differential signals
Uses inverted mesa, fundamental mode crystals
No PLL, multiplier or overtone-mode crystals used
Very low jitter <1ps
Standard 14 pin DIL, 4 pin SMD package
OUTLINES & DIMENSIONS
GENERAL SPECIFICATION
Output Waveform:
Frequency Range:
Standard Frequencies:
PECL 100K square wave
Fundamental mode crystal
19.440MHz to 250MHz
38.880, 44.736, 50.0, 77.76,
100.0, 106.25, 125.0, 155.52,
166.6286, 200.0, 207.360 and
212.500MHz (partial list)
See table
LVPECL
PECL
+3.3V±5%
+5.0V±5%
2.25V min.
3.95V min.
4.05V typ.
4.15V max.
1.65V max.
3.15V min.
3.25V typ.
3.35V max.
See table
50W into Vcc-2V
or Thevenin equivalent*
1.5ns max (20%~80%Vcc)
50±2% typ., 50±5% max.
(both outputs)
See table
-50dBc @ 10Hz offset
-80dBc @ 100Hz offset
-110dBc @ 1kHz offset
-135dBc @ 10kHz offset
-145dBc @ 100kHz offset
-145dBc @ 1MHz offset
10ms max.
±2ppm/year max.
-55° to +100°C
Frequency Stability:
Input Voltage Vcc
Output Voltage HIGH ‘1’ V
OH
:
LOW ‘0’ V
OL
:
JITTER (Example)
Jitter at 155.520MHz 5.0Volts
pico seconds RMS max.
1Hz ~ 1MHz
10Hz ~ 1MHz
100Hz ~ 1MHz
12kHz ~ 20MHz
10Hz ~ 20MHz
20
1.8
0.2
1.0
5.0
Current Consumption:
Load:
Rise/Fall Times:
Duty Cycle:
Jitter:
SSB Phase noise:
MODEL OPTIONS
Pt. No.
Suffix
Blank
-1C
-1T
Pin 1
Pin 7
Pin 8
Pin 14
Start-up Time:
Ageing:
Storage Temperature:
Tri-state Option
PECL output is disabled and complementary output remains high
when Tristate pin is
HIGH.
Both PECL and complementary PECL
outputs are high when Tristate pin is
LOW.
* Terminating resistors required on all outputs.)
No Connection Case Ground PECL Output Supply Voltage
Complimentary Case Ground PECL Output Supply Voltage
PECL output
Tristate
Case Ground PECL Output Supply Voltage
ORDER CODE
Supply
Voltage
HP24
Stability Code
(A to F)
Nominal
Frequency
Nominal
Frequency
Options
FREQUENCY STABILITY
Stability
(ppm)
±25
±50
±100
Temperature Range Order Code
0°~+70°C
A
B
C
-40°~+85°C
D
E
F
‘3’ for +3.3V Package Stability Code
A to F or
‘5’ for +5.0V Style
Cxx or Ixx
EXAMPLE:
Options
See table
Note: For non-standard frequency stability for commercial temperature
range use the Code’C’ followed by the stability, example ‘C20’ for
±20ppm over 0° to +70°C. For industrial temperature range use ‘I’
and the stability, example ‘I20’ for ±20ppm over -40° to +85°C.
5HP24-A-125.0-1T
This describes HP24 package PECL, +5.0Volt supply, ±25ppm over 0°to
+70°C, at frequency of 125.0MHz with Tristate option.
CURRENT CONSUMPTION
Current Consumption (mA)
155.520MHz
+3.3
+5.0
58
85
77.760MHz
54
73
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 1460 230000 Fax: +44 1460 230001 email: info@euroquartz.co.uk web: www.euroquartz.co.uk
Some Allegro practical skills that PCB Layout engineers regret not knowing earlier
[b]1. Modify the origin of Allegro package[/b][align=left]After opening the dra file, select setup - change drawing origin in the menu bar [/align][align=left] and enter the new reference point positi...
mwkjhl PCB Design
Single chip pulse measuring instrument
[align=left]This article introduces a pulse meter made of a single-chip microcomputer. As long as you put your finger in the sensor, you can quickly and accurately measure the pulse per minute, and th...
ZYXWVU Medical Electronics
How to develop wifi program under EVC
I want to develop a wifi program under EVC to drive the wifi function on the PDA to transmit data. How should I do it? Could you please give me some suggestions?...
wawj1819 Embedded System
IC Packaging Terminology Explained
IC Packaging Terminology Explained...
feifei PCB Design
[FPGA Problem Discussion] Multiple serial ports input data to FPGA, parsing is unstable
At present, the FPGA program parses and processes the signals of multiple external serial ports. At present, there is a problem that the parsed data always has random errors on the port. Normally, we ...
eeleader FPGA/CPLD
About the address problem of PievectTablelnit
I would like to ask you, why is there a statement for(i=0; i128; i++) *Dest++ = *Source++; in the following program? What is its function? void InitPieVectTable(void) { int16 i; Uint32 *Source = (void...
qlb Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1619  1923  2379  1734  1612  33  39  48  35  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号