EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXMA7N2F40I3N

Description
Field Programmable Gate Array, 622000-Cell, CMOS, PBGA1517, FBGA-1517
CategoryProgrammable logic devices    Programmable logic   
File Size215KB,24 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Environmental Compliance
Download Datasheet Parametric View All

5SGXMA7N2F40I3N Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXMA7N2F40I3N - - View Buy Now

5SGXMA7N2F40I3N Overview

Field Programmable Gate Array, 622000-Cell, CMOS, PBGA1517, FBGA-1517

5SGXMA7N2F40I3N Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4001136101
package instructionFBGA-1517
Reach Compliance Codecompliant
JESD-30 codeS-PBGA-B1517
length40 mm
Configurable number of logic blocks23472
Number of entries600
Number of logical units622000
Output times600
Number of terminals1517
Maximum operating temperature100 °C
Minimum operating temperature-40 °C
organize23472 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1517,39X39,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.5 mm
Maximum supply voltage0.88 V
Minimum supply voltage0.82 V
Nominal supply voltage0.85 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width40 mm
2020.06.15
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,
low-cost path to HardCopy
®
V ASICs.
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Related Information
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or
1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data
rate capability. These transceivers also support backplane and optical interface applications. These devices
are optimized for transceiver-based DSP-centric applications found in wireline, military, broadcast, and
high-performance computing markets.
Stratix V E
devices offer the highest logic density within the Stratix V family with nearly one million logic
elements (LEs) in the largest device. These devices are optimized for applications such as ASIC and system
emulation, diagnostic imaging, and instrumentation.
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of
Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current
specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice.
Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information
and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
ez430-rf2500 problem help
After my ez430-rf2500 board is connected, the red light on the AP side keeps flashing, and there is no response from the ED side. At the same time, the host computer cannot receive temperature informa...
小白1213 Microcontroller MCU
How to calculate the service life of nand flash?
I use SQLite in a 32M nand flash. I download a file from a remote server every day, parse the file and insert it into the database. I need to insert about 5,000 records every day. Will it cause the na...
hongliang Embedded System
SWIM pin problem
Now my MCU program is complete. In order to set the SWIM pin as a normal I/O port, I get an error inmain(){CFG_GCR = 0x01;}, so how can I set the SWIM pin as a normal I/O port in my program?The proble...
caviler stm32/stm8
This may be a solution to the error in connecting the STM32 VCP host computer to the serial port
This problem has troubled me for several days. When using the USB HS CDC of the STM32 microcontroller, the following prompt often appears when using the serial port assistant or other serial port soft...
littleshrimp stm32/stm8
[Discussion] Which expert can briefly explain the uniformity in lighting design?
I have been reading some knowledge related to optics recently, but I am still a layman.What is the principle of the light diffuser?...
吾妻思萌 Discrete Device
Limitations of Flash_API for C2000 Series (28335) DSP
[size=4]The API can:[/size] [size=4]1. Can run in static internal SARAM[/size] [size=4]2. Configure the correct CPU frequency[/size] [size=4]3. Integrate the API into the application according to the ...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1103  1092  575  1674  293  23  22  12  34  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号