EEWORLDEEWORLDEEWORLD

Part Number

Search

3640F500215PFCT

Description
Ceramic Capacitor, Multilayer, Ceramic, 500V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000215uF, 3640,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

3640F500215PFCT Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000215uF, 3640,

3640F500215PFCT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid882281364
package instruction, 3640
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000215 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
length9.2 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 7 Inch
positive tolerance1%
Rated (DC) voltage (URdc)500 V
series3640(500,FGJK,C0G)
size code3640
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
width10.16 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
How to understand keeping time negative
Why is the hold time negative? Is it because the clock frequency is too high? By the way, you can see the minimum hold time bit 0 on the DATASHEET provided by ALTAER. From the definition of hold time,...
eeleader FPGA/CPLD
Electronic combination lock
The course design requires making an electronic password lock, but the one I made cannot change the password and power-off protection. The teacher said it is not qualified! Experts, please help me sen...
yanyang1127 Embedded System
Verilog programming using D flip-flops to generate fixed sequences
As shown in the picture below, I use D flip-flops to form a shift register to generate a fixed sequence 10001110. There is no error in the rtl circuit diagram, but the simulation on modelsim only has ...
cmflyme FPGA/CPLD
Threshold setting for A/D high-speed acquisition of analog signals
Source: Single-chip microcomputer and embedded system applicationAuthor: Li Daguo and Zhang Qingming, Beijing Institute of Technology The A/D conversion interface circuit is a link in the forward chan...
fighting Analog electronics
From CC2530 to CC2530+CC2591
From CC2530 to CC2530+CC2591, in addition to changing #define xHAL_PA_LNA to #define HAL_PA_LNAWhat other settings are there?...
ljt8015 RF/Wirelessly
Apply for LMR24220 power module
I have recently become fascinated with electronic gadgets. I like to use breadboards and discrete components to build some experimental circuits. However, some experimental circuits require a relative...
lcofjp Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2521  2241  2460  2366  874  51  46  50  48  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号