EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3922AC-2C2-25NY220.000000Y

Description
LVDS Output Clock Oscillator, 220MHz Nom,
CategoryPassive components    oscillator   
File Size391KB,11 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric Compare View All

SIT3922AC-2C2-25NY220.000000Y Overview

LVDS Output Clock Oscillator, 220MHz Nom,

SIT3922AC-2C2-25NY220.000000Y Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7157641875
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
maximum descent time0.6 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency220 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVDS
physical size5.0mm x 3.2mm x 0.75mm
longest rise time0.6 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3922
Digitally Controlled Differential Oscillator (DCXO)
The Smart Timing Choice
The Smart Timing Choice
Features
Applications
Factory programmable between 220 MHz and 625 MHz accurate to
6 decimal places
Digital controlled pull range
Widest pull range options: ±25, ±50, ±100, ±200, ±400, ±800, ±1600
ppm
Superior pull range linearity of <= 1%, 10 times better than quartz
<0.6 ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
Industrial and extended commercial temperature ranges
Industry-standard packages: 3.2 mm x 2.5 mm, 5.0 mm x 3.2 mm and
7.0 mm x 5.0 mm
For frequencies lower than 220 MHz, refer to SiT3921 datasheet
Ideal for SONET, Video, Instrumentation, Satellite applications
Telecom, networking, broadband
Electrical Characteristics
Parameters
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220
-10
-25
-50
Operating Temperature Range
Start-up Time
Duty Cycle
Pull Range
Linearity
Frequency Change Polarity
First Year Aging
10-year Aging
Input Low Voltage
Input Middle Voltage
Input High Voltage
Input High or Low Pulse Width
Input Middle Pulse Width
Input to Output Isolation
Input Impedance
Input Capacitance
Zin
Cin
TBD
2.97
2.25
Vdd-1.1
Vdd-1.9
1.2
RMS Period Jitter
T_jitt
RMS Phase Jitter (random)
T_phj
3.3
2.5
61
1.6
300
1.2
1.2
1.2
0.6
TBD
3.63
2.75
69
30
Vdd-0.7
Vdd-1.5
2.0
500
1.7
1.7
1.7
0.85
VIL
VIM
VIH
T_logic
T_middle
T_use
T_start
DC
PR
Lin
-2
-5
0.4xVdd
0.8xVdd
500
500
-40
-20
45
40
Typ.
Max.
625
+10
+25
+50
+85
+70
10
55
60
Unit
MHz
ppm
ppm
ppm
°C
°C
ms
%
%
ppm
%
+2
+5
0.2xVdd
0.6xVdd
ppm
ppm
V
V
V
ns
ns
TBD
k
pF
V
V
mA
mA
V
V
V
ps
ps
ps
ps
ps
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
Maximum average current drawn from OUT+ or OUT-
See Figure 9
See Figure 9
See Figure 9
20% to 80%
f = 266 MHz, Vdd = 3.3V or 2.5V
f = 312.5 MHz, Vdd = 3.3V or 2.5V
f = 622.08 MHz, Vdd = 3.3V or 2.5V
f = 312.5 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdds
Pin 1
Pin 1
25°C
25°C
f = 220 to 314 MHz and f = 528 to 625 MHz
f = 422 to 502 MHz
See the last page for Absolute Pull Range, APR table
Industrial
Extended Commercial
Condition
For frequency coverage see last page
Inclusive of initial tolerance, operating temperature, rated power,
supply voltage and load change
LVPECL and LVDS, Common DC and AC Characteristics
±25, ±50, ±100,
±200, ±400, ±800, ±1600
0.1
Positive Slope
1
LVPECL, DC and AC Characteristics
Supply Voltage
Current Consumption
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
Vdd
Idd
I-driver
VOH
VOL
V_Swing
Tr, Tf
SiTime Corporation
Rev. 1.1
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised December 2, 2014

SIT3922AC-2C2-25NY220.000000Y Related Products

SIT3922AC-2C2-25NY220.000000Y SIT3922AC-1CF-33EM622.080000X SIT3922AI-2CF-33NM500.000000Y SIT3922AI-2CF-33NM500.000000T SIT3922AC-1D2-33NB220.000000Y SIT3922AC-1D2-33NB220.000000T SIT3922AI-2CF-33NM250.000000Y SIT3922AI-2CF-33NM250.000000T SIT3922AC-1D2-25NE222.123456
Description LVDS Output Clock Oscillator, 220MHz Nom, OSC DCXP 622.0800MHZ LVPECL SMD OSC DCXO 500.0000MHZ LVDS SMD OSC DCXO 500.0000MHZ LVDS SMD OSC DCXO 220.0000MHZ LVPECL SMD OSC DCXO 220.0000MHZ LVPECL SMD OSC DCXO 250.0000MHZ LVDS SMD OSC DCXO 250.0000MHZ LVDS SMD LVPECL Output Clock Oscillator, 222.123456MHz Nom,
frequency stability 25% ±10ppm ±10ppm ±10ppm 25% ±25ppm ±10ppm ±10ppm 25%
type - DCXO DCXO DCXO - DCXO DCXO DCXO -
frequency - 622.08MHz 500MHz 500MHz - 220MHz 250MHz 250MHz -
output - LVPECL LVDS LVDS - LVPECL LVDS LVDS -
Voltage - Power - 3.3V 3.3V 3.3V - 3.3V 3.3V 3.3V -
Operating temperature - -20°C ~ 70°C -40°C ~ 85°C -40°C ~ 85°C - -20°C ~ 70°C -40°C ~ 85°C -40°C ~ 85°C -
Current - Power (maximum) - 69mA 55mA 55mA - 69mA 55mA 55mA -
Installation type - surface mount surface mount surface mount - surface mount surface mount surface mount -
Package/casing - 6-SMD, no leads 6-SMD, no leads 6-SMD, no leads - 6-SMD, no leads 6-SMD, no leads 6-SMD, no leads -
size/dimensions - 0.197" long x 0.126" wide (5.00mm x 3.20mm) 0.197" long x 0.126" wide (5.00mm x 3.20mm) 0.197" long x 0.126" wide (5.00mm x 3.20mm) - 0.276" long x 0.197" wide (7.00mm x 5.00mm) 0.197" long x 0.126" wide (5.00mm x 3.20mm) 0.197" long x 0.126" wide (5.00mm x 3.20mm) -
Height - Installation (maximum) - 0.032"(0.80mm) 0.032"(0.80mm) 0.032"(0.80mm) - 0.039"(1.00mm) 0.032"(0.80mm) 0.032"(0.80mm) -
Wince version
Hello everyone, I have never used wince. After the system starts, the screen shows WindowsCE.net, which version of wince is it? Thank you...
tianhj2001 Embedded System
Registration for the prize-winning live broadcast "Understanding ADI's Digital Health Biosensor Series" is now open!
Registration for the prize-winning live broadcast "Understanding ADI's Digital Health Biosensor Series" is now open!Click here to registerLive broadcast time: October 25, 2022 (Tuesday) 10:00-11:30 am...
EEWORLD社区 Energy Infrastructure?
My FPGA learning process
Learning FPGA has gone through several stages. ①, learning VHDL and Verilog languages, and becoming familiar with various syntaxes of VHDL and Verilog languages. ②, FPGA learning, familiarity with the...
weierdadz FPGA/CPLD
Introduction to SignalTap II
Introduction to SignalTap II...
heningbo FPGA/CPLD
Can the highest main frequency of DSP be obtained from the chip model?
The maximum main frequency of TI's DSP can be obtained from the chip model, but it may not be the same for each series. 1) TMS320C2000 series: TMS320F206 - maximum main frequency 20MHz. TMS320C203/C20...
fish001 DSP and ARM Processors
24V LED RGB5050 light strips will partially die after a few months of use
[table=98%] [tr][td][float=right] [/float] Hello everyone! After using the DC 24V LED RGB5050 light strip for a few months, some of the light sources will die, and most of the dead lights are blue and...
wzk198005 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2806  162  1613  1974  766  57  4  33  40  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号