EEWORLDEEWORLDEEWORLD

Part Number

Search

BC062C822MZT3AA3

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0082uF, Surface Mount, 1206, CHIP
CategoryPassive components    capacitor   
File Size141KB,8 Pages
ManufacturerAVX
Download Datasheet Parametric View All

BC062C822MZT3AA3 Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0082uF, Surface Mount, 1206, CHIP

BC062C822MZT3AA3 Parametric

Parameter NameAttribute value
Objectid7109960944
package instruction, 1206
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.0082 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.94 mm
JESD-609 codee3
length3.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Embossed, 13 Inch
positive tolerance20%
Rated (DC) voltage (URdc)200 V
size code1206
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width1.6 mm
COTS Plus - BC Series
General Specifications
GENERAL DESCRIPTION
Extended range MLCCs for avionic, defense, and space applications have
been available from AVX for many years, typically to customer specification
control documents. The COTS PLUS - BC series now consolidates the main
test options into standard catalog offerings, eliminating the need to generate
custom specifications for each application. Key test options from MIL-PRF-
55681 are applied to BME and PME devices in NP0 and X7R temperature
characteristic dielectrics.
PRODUCT ADVANTAGES
• Higher CV capability than standard PME
• BME and PME technology
• Voltage Range up to 500V
APPLICATIONS
Defense/Aerospace
• Extended Range MLCC for all Applications
• Low weight/payload, small footprint
• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling
HOW TO ORDER
BC
Series
03
Size
02 = 0402
03 = 0603
05 = 0805
06 = 1206
10 = 1210
12 = 1812
13 = 1825
5
C
102
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K*
Z
T
9
AA
1
Extened Test Level
0 = Not Applicable
1 = DPA IAW EIA-469
2 = 85/85 @ RV for 96 hours
3 = DPA and 85/85 @ RV
Dielectric
Voltage
Z = 10V A = C0G (NP0)
Y = 16V C = X7R
3 = 25V
5 = 50V
1 = 100V
2 = 200V
V = 250V
7 = 500V
Capacitance
Failure Rate
Termination
Tolerance
Z = COTS Plus T = 100% TN
B = ±.10 pF
B = Tin/Lead
C = ±.25 pF
(5% min Lead)
D = ±.50 pF
J = Tin/Lead (60/40)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
* B, C & D tolerance for ≤10 pF values.
Packaging
Base Group A Test Level
1 = 7" T&R
AA = Group A per MIL-PRF-55681
3 = 13" T&R
SA = Group A per MIL-PRF-55681
6 = Waffle Pack
with SLDC
(SLDC = Single Lot Date Code)
9 = Bulk
CONFORMANCE TEST LEVELS
Base Group A Test Options
Voltage Conditioning IAW MIL-PRF-55681
Elevated IR Sample
Visual and Mechanical Inspection
Solderability
Single Lot Date Code (SLDC)
Group A Data Summary
AA
SA
Extended Test Options
Not Applicable
DPA IAW EIA-469
85°C/85% RH @ Rated Voltage / 96 Hrs
DPA and 85/85 @ Rated Voltage
Code
0
1
2
3
081516
1
Video tutorial on learning MCU from scratch - Lecture 01: Building C51 integrated development environment
Zero-based MCU video tutorial - Lecture 01 Building C51 integrated development environment This lecture first builds a 51 MCU hardware and software development system, and demonstrates the process of ...
flykick Embedded System
Regulator tube usage help
As shown in the figure, for such a circuit, the voltage at the WAKE point is about 20V without a voltage regulator. Will the voltage at the WAKE point be 18V after adding a voltage regulator?...
Kkk- Analog electronics
STM8S+ firmware library program is too large
-------- Segments -------- start 00008080 end 0000876b length 1771 segment .const start 0000876e end 00009417 length 3241 segment .text start 00000000 end 00000000 length 0 segment .bsct start 0000000...
geyang1111 stm32/stm8
Purgatory Legend-Edge Detection Battle
Edge detection is to detect the jump of input signal or FPGA internal logic signal, that is, the detection of rising or falling edge of the signal. To learn edge detection circuit, we should first lea...
梦翼师兄 FPGA/CPLD
Chip bottom routing, interference situation, weak questions
A chip, in which two pins are two signals A and B that are easily interfered with. They are connected to the outside. Assume that the chip is on the front. In the first case, both extend to the right,...
ienglgge PCB Design
Can multiple device objects be created in a driver, and do these device objects share the same dispatch routine?
Question: Can I create multiple device objects in a driver, and do the IRPs sent to different device objects share the same dispatch routine? Background of the question: I want to write a filter drive...
chely Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1105  2403  1068  1522  2244  23  49  22  31  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号