EEWORLDEEWORLDEEWORLD

Part Number

Search

2533PCQR

Description
Shift Register, 1024-Bit, MOS, PDIP8,
Categorylogic    logic   
File Size118KB,3 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric View All

2533PCQR Overview

Shift Register, 1024-Bit, MOS, PDIP8,

2533PCQR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1435852008
package instructionDIP, DIP8,.3
Reach Compliance Codecompliant
JESD-30 codeR-PDIP-T8
JESD-609 codee0
Maximum Frequency@Nom-Sup1500000 Hz
Humidity sensitivity level2A
Number of digits1024
Number of functions1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP8,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)250
surface mountNO
technologyMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
[Ateli Development Board AT32F421 Review] 7. Kuga registers jointly light up OLED
I also bought an OLED from Wannengdi Taobao, but I didn’t receive it during the Labor Day holiday, but I did receive it at work. I turned it on at night and liked it so much that I wanted to light it ...
ddllxxrr Domestic Chip Exchange
How to describe this simple circuit logic using HDL?
I am not a student of this subject and I don't know much about it. I had no choice but to take this course to get credits. There is such a question in the report. Please help me!...
面纱如雾 FPGA/CPLD
QuartusII pin assignment prompts error
No input node cannot be assigned to input pin. I already have an input node and I don't know why this prompt appears. Could you please give me some advice? Thank you....
南海牧羊人 FPGA/CPLD
Design and FPGA implementation of digital on-screen display control core.pdf
Design and FPGA implementation of digital on-screen display control core.pdf...
zxopenljx FPGA/CPLD
[Atmel SAM R21 Creative Competition Weekly Plan] Problems with IAR development platform compilation in Week 2
[i=s]This post was last edited by 770781327 on 2014-12-27 21:46[/i] In the past two days, I have been struggling with how to port the routines of atmel studio. I saw that many forum friends ported the...
770781327 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 915  826  721  1122  907  19  17  15  23  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号