EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20116123001JBACW

Description
Array/Network Resistor, Series, Thin Film, 3000ohm, 5% +/-Tol, -10,10ppm/Cel, 4427,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20116123001JBACW Overview

Array/Network Resistor, Series, Thin Film, 3000ohm, 5% +/-Tol, -10,10ppm/Cel, 4427,

FP20116123001JBACW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid973415753
Reach Compliance Codecompliant
ECCN codeEAR99
structureFlatpack
Network TypeSeries
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.03 mm
Package length11.18 mm
Package formSMT
Package width6.73 mm
method of packingWaffle Pack
resistance3000 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP201
size code4427
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Tolerance5%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
Scale Multiplier
We implemented the proportional multiplier in VHDL design based on its working principle. The functions it completes are: ST is the chip select signal. When ST is valid, the output terminal Q will out...
aichangfeng FPGA/CPLD
Ask a question about DSP and ARM communication
I want to make a DSP for image processing and an ARM for control. The DSP chip is TI's VC5402 and the ARM is 2410. I checked the information and found that the two communicate through HPI, and some co...
justsee ARM Technology
A NOVEL BROADBAND DOUBLE BALANCED MIXER FOR THE 18-40 GHZ R
Double balanced mixers have been con techniques** which permit easy integraructed in the 18-40 GHz range, utilizing unique planar transmission line techniques** which permit easy integration of the mi...
JasonYoo Test/Measurement
How do I input an external clock signal into CC2530?
I plan to remove the original 32M crystal oscillator of CC2530 and use FPGA to generate a new 32M clock signal as the crystal oscillator. I want to use a coaxial cable to connect FPGA and CC2530. How ...
读书运动少上网 RF/Wirelessly
Programming suggestions
The following items are some suggestions for a steady and successful design: Naming style: 1. Do not use keywords as signal names; 2. Do not use the VERILOG keyword as a signal name in ; 3. Name the s...
eeleader FPGA/CPLD
Can anyone help explain these lines of the makefile?
Excerpted from: C:\WINCE500\PUBLIC\SHELL\CESYSGEN\makefile ==================================== ========================== # # explorer resources # explorer:: 0409_base_resources !if "$(SYSGEN_QVGAP)"...
diangongjichu Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2631  717  2358  2377  1412  53  15  48  29  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号