EEWORLDEEWORLDEEWORLD

Part Number

Search

PRA182C7-152RDBG

Description
Array/Network Resistor, Bussed, Thin Film, 0.2W, 152ohm, 150V, 0.5% +/-Tol, -10,10ppm/Cel, 5012,
CategoryPassive components    The resistor   
File Size80KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PRA182C7-152RDBG Overview

Array/Network Resistor, Bussed, Thin Film, 0.2W, 152ohm, 150V, 0.5% +/-Tol, -10,10ppm/Cel, 5012,

PRA182C7-152RDBG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid984084515
package instructionSMT, 5012
Reach Compliance Codecompliant
ECCN codeEAR99
structureChip
JESD-609 codee4
Network TypeBussed
Number of terminals14
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.4 mm
Package length12.74 mm
Package formSMT
Package width3 mm
method of packingBox
Rated power dissipation(P)0.2 W
resistance152 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesPRA (CNW)
size code5012
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Tolerance0.5%
Operating Voltage150 V
PRA 100, 135, 182 (CNW)
Vishay Sfernice
High Precision Resistor Chip Arrays
FEATURES
High stability passivated nichrome resistive
layer 0.02 % on ratio, 1000 h at Pn at + 70 °C
Tight TCR (10 ppm/°C) and TCR tracking
(to 1 ppm/°C)
Very low noise < 35 dB and voltage coefficient
< 0.01 ppm/V
Ratio tolerance to 0.01 % (R
200R)
Pre-tinned terminations over nickel barrier
High temperature option (200 °C)
SMD wraparound chip resistor array
Compliant to RoHS directive 2002/95/EC
PRA arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 1 ppm/°C TCR tracking, a ratio tolerance as tight as
0.01 % and outstanding stability. They are available in 1 mm,
1.35 mm and 1.82 mm pitch.
TYPICAL PERFORMANCE
ABS
TCR
TOL
10 ppm/°C
ABS
0.1 %
TRACKING
2 ppm/°C
RATIO
0.05 %
DIMENSIONS
Suggested Land Pattern
R
S
R
P
Q
F
A
I: Independent resistors
E
Termination
Electrical diagram
R1
R2
R7
R8
DIM.
A
B
C
D
E
(1)
F
G
P
Q
R
S
PRA 100
mm
1.6
0.4
0.65
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 135
mil
63
16
mm
1.85
0.4
1.05
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 182
mil
72
16
41
10
mm
3.0
0.4
1.3
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.35
- 0.15
B
D
C
F
G
mil
118
16
51
10
Number
of resistors:
2 to
8
R1 = R2 = ... R8
25.5
10
0.25
0.25
0.25
E = (N x F) ± 0.2 mm
1
0.4
+ 0.1
-0
E = (N x F) ± 8 mil
53.1
15
41.3
12
40
31.5
1.82
0.4
+ 0.1
-0
C: One common point
N
resistors
R1
E
40
15
27.5
12
40
23.5
1.35
0.4
+ 0.1
-0
72
15
59.8
12
40
70.8
B
C
D
A
R2
R7
R8
0.7
0.3
1
0.6
1.05
0.3
1
0.8
1.52
0.3
1
1.8
F
G
Note
(1)
E depends on number of resistors
* Pb containing terminations are not RoHS compliant, exemptions may apply
** Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
www.vishay.com
66
For technical questions, contact:
sfer@vishay.com
Number
of resistors:
2 to
8
R1 = R2 = ... R8
Document Number: 53033
Revision: 17-Aug-09
Please pay attention to the capacitor RMS ripple current rating! It is very necessary to read!
Recently, in the forum [Learn Power from TI] section, I played games, experienced Easy Power, and won a TI handheld POS development kit worth 800 yuan! During the event, many netizens were confused ab...
qwqwqw2088 Analogue and Mixed Signal
How to write a custom shell program in wince?
Make a custom shell program (also called the main operation interface), enter the interface when the phone is turned on, and then there are 6 icons on this interface (just like the main menu of a mobi...
jb2680 Embedded System
Ask for the microcontroller real-time clock button program
Ask for assembly language for real-time clock button program of single-chip microcomputer...
TSB72 MCU
Special Considerations for Cyclone III FPGA Hardware Circuit Power Design
Cyclone III requires the following power supplies:Vccint: core power supply;Vccio: Bank1 ~ Bank8, input and output BUFFER power supply;VccA : Analog PLL power supplyVccD : Digital PLL power supply Reg...
eeleader FPGA/CPLD
Use op amps to build a circuit to implement sign(x)
Dear experts, I am doing an orcad simulation recently. The purpose of the simulation is to use an op amp to build a circuit to implement a second-order differential equation. One of the terms in the s...
binghhzgl Analog electronics
Questions about PCB layout and wiring
[font=宋体][size=5]Recently, when I was doing PCB design, I was chatting with an old engineer. He said that the wiring of the power ground must form a loop. It is not possible to directly connect all th...
天行漫步 PCB Design

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1757  295  465  584  661  36  6  10  12  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号