SC16C654B/654DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte
FIFOs and infrared (IrDA) encoder/decoder
Rev. 02 — 20 June 2005
Product data sheet
1. General description
The SC16C654B/654DB is a Quad Universal Asynchronous Receiver and Transmitter
(QUART) used for serial data communications. Its principal function is to convert parallel
data into serial data and vice versa. The UART can handle serial data rates up to 5 Mbit/s.
It comes with an Intel or Motorola interface.
The SC16C654B/654DB is pin compatible with the ST16C654 and TL16C754 and it will
power-up to be functionally equivalent to the 16C454. Programming of control registers
enables the added features of the SC16C654B/654DB. Some of these added features are
the 64-byte receive and transmit FIFOs, automatic hardware or software flow control and
infrared encoding/decoding. The selectable auto-flow control feature significantly reduces
software overload and increases system efficiency while in FIFO mode by automatically
controlling serial data flow using RTS output and CTS input signals. The
SC16C654B/654DB also provides DMA mode data transfers through FIFO trigger levels
and the TXRDY and RXRDY signals. (TXRDY and RXRDY signals are not available in the
HVQFN48 package.) On-board status registers provide the user with error indications,
operational status, and modem interface control. System interrupts may be tailored to
meet user requirements. An internal loop-back capability allows on-board diagnostics.
The SC16C654B/654DB operates at 5 V, 3.3 V and 2.5 V, and the industrial temperature
range, and is available in plastic PLCC68, LQFP64, HVQFN48 and LFBGA64 packages.
On the HVQFN48 package, only channel C has all the modem pins. Channel A and
channel B have only RTS and CTS pins, and channel D does not have any modem pin.
2. Features
s
s
s
s
s
s
s
s
s
s
s
4 channel UART
5 V, 3.3 V and 2.5 V operation
Industrial temperature range (−40
°C
to +85
°C)
SC16C654B is pin and software compatible with the industry-standard
ST16C454/554, ST16C654, ST68C454/554, TL16C554
SC16C654DB is pin and software compatible with ST16C654D, and software
compatible with ST16C454/554, ST68C454/554, TL16C554
Up to 5 Mbit/s data rate at 5 V and 3.3 V and 3 Mbit/s at 2.5 V
5 V tolerant inputs
64-byte transmit FIFO
64-byte receive FIFO with error flags
Automatic software (Xon/Xoff)/hardware (RTS/CTS) flow control
Programmable Xon/Xoff characters
Philips Semiconductors
SC16C654B/654DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
s
s
s
s
s
s
s
s
s
s
s
s
s
s
Software selectable baud rate generator
Four selectable Receive and Transmit FIFO interrupt trigger levels
Standard modem interface or infrared (IrDA) encoder/decoder interface
Sleep mode
Standard asynchronous error and framing bits (Start, Stop, and Parity Overrun Break)
Transmit, Receive, Line Status, and Data Set interrupts independently controlled
Fully programmable character formatting:
x
5, 6, 7, or 8-bit characters
x
Even, Odd, or No Parity formats
x
1, 1
1
⁄
2
, or 2-stop bit
x
Baud generation (DC to 5 Mbit/s)
False start-bit detection
Complete status reporting capabilities
3-state output TTL drive capabilities for bi-directional data bus and control bus
Line break generation and detection
Internal diagnostic capabilities:
x
Loop-back controls for communications link fault isolation
Prioritized interrupt system controls
Modem control functions (CTS, RTS, DSR, DTR, RI, CD).
3. Ordering information
Table 1:
Ordering information
Package
Name
SC16C654BIA68
SC16C654BIB64
SC16C654BIBM
SC16C654BIBS
SC16C654BIEC
SC16C654DBIB64
PLCC68
LQFP64
LQFP64
HVQFN48
LFBGA64
LQFP64
Description
plastic leaded chip carrier; 68 leads
plastic low profile quad flat package; 64 leads; body 10
×
10
×
1.4 mm
plastic low profile quad flat package; 64 leads; body 7
×
7
×
1.4 mm
plastic thermal enhanced very thin quad flat package; no leads;
48 terminals; body 6
×
6
×
0.85 mm
plastic low profile fine-pitch ball grid array package; 64 balls;
body 6
×
6
×
1.05 mm
plastic low profile quad flat package; 64 leads; body 10
×
10
×
1.4 mm
Version
SOT188-2
SOT314-2
SOT414-1
SOT778-3
SOT686-1
SOT314-2
Type number
9397 750 14965
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 20 June 2005
2 of 58
Philips Semiconductors
SC16C654B/654DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
4. Block diagram
SC16C654B/654DB
TRANSMIT
FIFO
REGISTERS
TRANSMIT
SHIFT
REGISTER
TXA to TXD
D0 to D7
IOR
IOW
RESET
DATA BUS
AND
CONTROL
LOGIC
FLOW
CONTROL
LOGIC
IR
ENCODER
INTERCONNECT BUS LINES
AND
CONTROL SIGNALS
RECEIVE
FIFO
REGISTERS
RECEIVE
SHIFT
REGISTER
RXA to RXD
A0 to A2
CSA to CSD
REGISTER
SELECT
LOGIC
FLOW
CONTROL
LOGIC
IR
DECODER
16/68
DTRA to DTRD
RTSA to RTSD
INTA to INTD
TXRDY
RXRDY
INTERRUPT
CONTROL
LOGIC
CLOCK AND
BAUD RATE
GENERATOR
MODEM
CONTROL
LOGIC
CTSA to CTSD
RIA to RID
CDA to CDD
DSRA to DSRD
INTSEL
002aaa871
XTAL1 XTAL2
CLKSEL
Fig 1. Block diagram of SC16C654B/654DB (16 mode)
9397 750 14965
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 20 June 2005
3 of 58
Philips Semiconductors
SC16C654B/654DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
SC16C654B/654DB
TRANSMIT
FIFO
REGISTERS
TRANSMIT
SHIFT
REGISTER
TXA to TXD
D0 to D7
R/W
RESET
DATA BUS
AND
CONTROL
LOGIC
FLOW
CONTROL
LOGIC
IR
ENCODER
INTERCONNECT BUS LINES
AND
CONTROL SIGNALS
RECEIVE
FIFO
REGISTERS
RECEIVE
SHIFT
REGISTER
RXA to RXD
A0 to A4
CS
REGISTER
SELECT
LOGIC
FLOW
CONTROL
LOGIC
IR
DECODER
16/68
DTRA to DTRD
RTSA to RTSD
IRQ
TXRDY
RXRDY
INTERRUPT
CONTROL
LOGIC
CLOCK AND
BAUD RATE
GENERATOR
MODEM
CONTROL
LOGIC
CTSA to CTSD
RIA to RID
CDA to CDD
DSRA to DSRD
002aaa872
XTAL1 XTAL2
CLKSEL
Fig 2. Block diagram of SC16C654B/654DB (68 mode)
9397 750 14965
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 20 June 2005
4 of 58
Philips Semiconductors
SC16C654B/654DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
5. Pinning information
5.1 Pinning
65 INTSEL
GND
DSRA 10
CTSA 11
DTRA 12
V
CC
13
RTSA 14
INTA 15
CSA 16
TXA 17
IOW 18
TXB 19
CSB 20
INTB 21
RTSB 22
GND 23
DTRB 24
CTSB 25
DSRB 26
CDB 27
RIB 28
RXB 29
CLKSEL 30
16/68 31
A2 32
A1 33
A0 34
XTAL1 35
XTAL2 36
RESET 37
RXRDY 38
TXRDY 39
GND 40
RXC 41
RIC 42
CDC 43
61 CDD
60 DSRD
59 CTSD
58 DTRD
57 GND
56 RTSD
55 INTD
54 CSD
53 TXD
52 IOR
51 TXC
50 CSC
49 INTC
48 RTSC
47 V
CC
46 DTRC
45 CTSC
44 DSRC
002aaa873
CDA
63 RXD
RXA
64 V
CC
SC16C654BIA68
16 mode
Fig 3. Pin configuration for PLCC68 (16 mode)
9397 750 14965
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 20 June 2005
62 RID
RIA
D7
D6
D5
D4
D3
68 D2
67 D1
66 D0
9
8
7
6
5
4
3
2
1
5 of 58
京公网安备 11010802033920号
EEWORLD
