3191EG683U020APS1 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> 3191EG683U020APS1

3191EG683U020APS1: DescriptionCAP,AL2O3,68MF,20VDC,10% -TOL,75% +TOL; CategoryPassive components capacitor; File Size141KB，4 Pages; ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]; Environmental Compliance

Download Datasheet Parametric View All

3191EG683U020APS1 Overview

CAP,AL2O3,68MF,20VDC,10% -TOL,75% +TOL

3191EG683U020APS1 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1224004228
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	68000 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	51.308 mm
dielectric materials	ALUMINUM
ESR	5.9 mΩ
length	131.013 mm
Manufacturer's serial number	3191
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Screw Ends
polarity	POLARIZED
positive tolerance	75%
Rated (DC) voltage (URdc)	20 V
ripple current	22300 mA
series	3191
Terminal pitch	22.2 mm

Preview

Download Datasheet

View All

Type 3191, Aluminum Electrolytic Screw Terminal

Screw Terminal Capacitors for Power Output Filtering

The low ESR of Type 3191 capacitors makes them a great choice

for output voltage filtering in switching and audio power supplies.

Standard encasement is with the capacitor element compressed onto

an aluminum peg in the can bottom and a phenolic peg in the top.

Optional Rilled construction is available. With rilled construction the

element is secured by rills, spoon shaped dimples in the side of the

can. Rilled construction offers the industry’s highest vibration and

shock withstanding capability and excellent heat transfer.

Highlights

- Stud mount available

- High current application

- Industrial applications

- Smoothing and filtering

- Audio power supplies

Specifications

Temperature Range

Rated Voltage Range

Capacitance Range

Capacitance Tolerance

Leakage Current

Ripple Current Multipliers

–40 ºC to +85 ºC

7.5 Vdc to 55 Vdc

2700 µF to 150000 µF

–10 to + 30%; –10 to +50%; ±20%

≤6√CV µA (6 mA max.) at 5 minutes

Ambient Temperature

45 °C

2.24

Frequency

60 Hz 120 Hz

16 – 100 V

0.90

1.00

200 – 500 V

0.90

300 Hz

1.15

1.25

1000 Hz

1.25

1.40

≥10

kHz

1.30

1.50

55 °C

2.00

65 °C

1.73

75 °C

1.41

85 °C

1.00

Low Temperature Characteristics

Impedance ratio: Z

–20 ⁰C

∕ Z

+25 ⁰C

≤ 8 (16–50 Vdc)

≤ 4 (63–100 Vdc)

≤ 3 (150–500 Vdc)

1,500 h @ full load at 85 °C

∆Capacitance ±10%

ESR 200% of limit

DCL 100% of limit

500 h @ 85 °C

∆Capacitance ±10%

ESR 175% of limit

DCL 100% of limit

10 to 500 Hz, 0.75 mm or 10 g* if less,

3 directions, 2 h ea

Δ Capacitance: ±5%

no visible damage or leakage

*15 g if rilled construction

RoHS Compliant

Endurance Life Test

Shelf Life Test

Vibration

CDM Cornell Dubilier • 140 Technology Place • Liberty, SC 29657 • Phone: (864)843-2277 • Fax: (864)843-3800

Recommended Resources

Audio power amplifier circuit composed of integrated power amplifier LA4112

Three-phase motor forward and reverse control substitution circuit

Thyristor rough processing line form circuit (1)

Far East CXG58-02 dual-function electronic disinfection cabinet circuit diagram

Modulator circuit for test signal generator

Ultra-small 400m wireless remote control

TI eSports training video recommendation: Friends who are participating in this college electronic design competition, please have a look. Here is a list of recommended TI electronic competition training videos compiled by us at EEWorld. We h...; okhxyyo Robotics Development

Request: Everyone, please help me look at this address code!!!: always @(posedge clk or negedge reset) begin if(!reset) beginaddr end else beginif(data_start)beginaddrendelse if(next_grab & (cnt0 == 2'b11))beginaddrif(addr == {1'b0,addr[16:9],1'b0,Data44[15:8]})be...; eeleader-mcu FPGA/CPLD

[I contribute to the Xilinx Resource Center] Spartan-3 configuration interface: Spartan-3 Configuration Interface1) Interface voltagea..Configuration port and JTAG interface adopt LVCOMS25 standard, minimum drive is 12 mA, fast flip rate.b..These I/O ports used for configuration ...; wanghongyang FPGA/CPLD

Wireless Camera Analysis: Keywords: [b]Wireless Camera[/b] As we all know, a monitoring system needs to lay a large number of various wires. On the one hand, it consumes a lot of manpower, and on the other hand, it also consum...; gzycxfj Industrial Control Electronics

Good information on clock division: ...; 至芯科技FPGA大牛 FPGA/CPLD

CPLD program burning problem: I would like to ask all the experts, after I burned the CPLD program, the circuit suddenly became larger, more than 100 mA, but it showed that the program was burned successfully. After connecting the...; xiaxuedehai FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components