POR Specifications....................................................................................................................................................81
AS Configuration Timing............................................................................................................................................86
DCLK Frequency Specification in the AS Configuration Scheme....................................................................................... 87
Minimum Configuration Time Estimation......................................................................................................................91
Remote System Upgrades......................................................................................................................................... 93
User Watchdog Internal Circuitry Timing Specifications..................................................................................................93
Document Revision History for the Intel Arria 10 Device Datasheet.......................................................................................... 99
Intel
®
Arria
®
10 Device Datasheet
2
Send Feedback
A10-DATASHEET | 2019.06.24
Send Feedback
Intel
®
Arria
®
10 Device Datasheet
This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing
for Intel
®
Arria
®
10 devices.
Intel Arria 10 devices are offered in extended and industrial grades. Extended devices are offered in –E1 (fastest), –E2, and –
E3 speed grades. Industrial grade devices are offered in the –I1, –I2, and –I3 speed grades.
The suffix after the speed grade denotes the power options offered in Intel Arria 10 devices.
•
•
•
•
L—enables the device to operate at low static power while maintaining excellent performance.
S—standard power specification.
V—enables the device to run at lower than default V
CC
, reducing static and dynamic power while retaining equivalent
performance.
H—small device with high performance at the fastest speed grade (–1).
Related Information
Intel Arria 10 Device Overview
Provides more information about the densities and packages of devices in the Intel Arria 10 family.
Electrical Characteristics
The following sections describe the operating conditions and power consumption of Intel Arria 10 devices.
Operating Conditions
Intel Arria 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and
reliability of the Intel Arria 10 devices, you must consider the operating requirements described in this section.
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks
of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current
specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel
assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in
writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing
orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
Intel
®
Arria
®
10 Device Datasheet
A10-DATASHEET | 2019.06.24
Absolute Maximum Ratings
This section defines the maximum operating conditions for Intel Arria 10 devices. The values are based on experiments
conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the
device is not implied for these conditions.
Caution:
Table 1.
Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device
operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.
Absolute Maximum Ratings for Intel Arria 10 Devices
Symbol
V
CC
V
CCP
V
CCERAM
V
CCPT
V
CCBAT
V
CCPGM
V
CCIO
Core voltage power supply
Periphery circuitry and transceiver fabric interface power supply
Embedded memory power supply
Power supply for programmable power technology and I/O pre-driver
Battery back-up power supply for design security volatile key register
Configuration pins power supply
I/O buffers power supply
Description
Condition
—
—
—
—
—
(1)
Minimum
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
Maximum
1.21
1.21
1.36
2.46
2.46
2.46
4.10
2.46
2.46
1.34
1.34
2.46
1.27
4.10
2.46
2.46
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
continued...
3 V I/O
LVDS I/O
V
CCA_PLL
V
CCT_GXB
V
CCR_GXB
V
CCH_GXB
V
CCL_HPS
V
CCIO_HPS
Phase-locked loop (PLL) analog power supply
Transmitter power supply
Receiver power supply
Transceiver output buffer power supply
HPS core voltage and periphery circuitry power supply
HPS I/O buffers power supply
—
—
—
—
—
3 V I/O
LVDS I/O
V
CCIOREF_HPS
HPS I/O pre-driver power supply
—
(1)
The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.
Intel
®
Arria
®
10 Device Datasheet
4
Send Feedback
Intel
®
Arria
®
10 Device Datasheet
A10-DATASHEET | 2019.06.24
Symbol
V
CCPLL_HPS
I
OUT
T
J
T
STG
HPS PLL power supply
DC output current per pin
Description
Condition
—
—
—
—
Minimum
–0.50
–25
(2)(3)(4)(5)
(6)
Maximum
2.46
25
125
150
Unit
V
mA
°C
°C
Operating junction temperature
Storage temperature (no bias)
–55
–65
Related Information
•
•
AN 692: Power Sequencing Considerations for Intel Cyclone 10 GX, Intel Arria 10, and Intel Stratix 10 Devices
Provides the power sequencing requirements for Intel Arria 10 devices.
Power-Up and Power-Down Sequences, Power Management in Intel Arria 10 Devices chapter
Provides the power sequencing requirements for Intel Arria 10 devices.
Maximum Allowed Overshoot and Undershoot Voltage
During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to –2.0 V for input
currents less than 100 mA and periods shorter than 20 ns.
The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal
is equivalent to 100% duty cycle.
For example, a signal that overshoots to 2.70 V for LVDS I/O can only be at 2.70 V for ~4% over the lifetime of the device.
(2)
The maximum current allowed through any LVDS I/O bank pin when the device is not turned on or during power-up/power-down
conditions is 10 mA.
Total current per LVDS I/O bank must not exceed 100 mA.
Voltage level must not exceed 1.89 V.
Applies to all I/O standards and settings supported by LVDS I/O banks, including single-ended and differential I/Os.
Applies only to LVDS I/O banks. 3 V I/O banks are not covered under this specification and must be implemented as per the power
sequencing requirement. For more details, refer to
AN 692: Power Sequencing Considerations for Intel Cyclone
®
10 GX, Intel Arria
10, and Intel Stratix
®
10 Devices
and
Power Management in Intel Arria 10 Devices chapter.
[i=s]This post was last edited by cruelfox on 2019-1-19 17:42[/i] This Rapid-IoT kit is really a power hog, and the main power consumer is the K64 MCU, because I found that the project downloaded from...
The design method of realizing intelligent vibration aging control system by single chip microcomputer can select working mode and input control parameters through membrane keyboard; the vibration agi...
[color=black]As mentioned above, dynamic offset has a greater impact on source synchronous timing systems that use deskewing technology. Here we focus on discussing these dynamic offsets. [/color] [co...
I am selling several stepper motor driver boards on behalf of a friend. They are stepper motor driver boards for industrial control, mature and stable. MCU STM32F103RBT6 (128K FLASH 20K SRAM) Stepper ...
Wang Xiaochuan, the "Wudaokou Goalkeeper", is going through a level that he has never gone through before. For example, Sogou's (NYSE: SOGO) financial report, artificial intelligence, and the futur...[Details]
In recent years, as energy consumption and environmental protection issues have attracted people's attention, my country's solar photovoltaic power generation industry has shown a rapid development...[Details]
In the actual project development process, hardware circuits often need to be modified, and the modified parts need to modify the driver. Thinking about the coming and going of such requirements is t...[Details]
The program got stuck during LCD initialization. Through hardware debugging, it was found that it was stuck in the Delay_ms() function. Going to the definition, it was found to be a macro definition ...[Details]
I used STM32CubeMX V4.22.1 to generate a project including EHT and Lwip. The debugging has been abnormal. After careful inspection, the following problems were found: 1. The hardware uses LAN8720A, b...[Details]
On the eve of Qingming Festival, the trade friction between China and the United States is on the rise. Let's follow the automotive electronics editor to learn more about the relevant content. Ba...[Details]
On April 16, the U.S. Department of Commerce announced that it would ban U.S. companies from selling parts, goods, software, and technology to
ZTE
for seven years, until March 13, 2025.
Th...[Details]
The parking assistance system is an important application of the active anti-collision system of automobiles in low-speed and complex urban environments, and is also a specific embodiment of the inte...[Details]
Autonomous driving
and
5G
are the two hot topics that global companies and media are paying the most attention to, and the combination of the two is the focus of everyone's attention....[Details]
As photovoltaic power stations come into people's view, people are paying more and more attention to them. Recently, some netizens asked me how to match the inverter and components of photovoltaic ...[Details]
At the beginning, I used the stdlib library. Recently, I found that the cube library is more and more widely used, so I started to use the cube library to complete the ADC multi-channel acquisition e...[Details]
When STM32 uses JTMS (PA13) and JTCK (PA14) as normal I/O ports, add the following code before initialization (the order cannot be reversed): RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE); G...[Details]
In the 80C51 single-chip microcomputer, the clock frequency is known to be 6MHz. Please program P1.0 and P1.1 to output square waves with periods of 2s and 0.5s respectively. Please give the answer a...[Details]
It is required to use MCS-51 microcontroller to sort data. 1. Sort the 8 data in ascending order; 2. The data to be sorted is stored in the internal data memory address units 30H-37H, which are 34H, ...[Details]
The record harmony method is as follows: Note: This method is compatible with the C32 compiler, not the XC32 compiler; 1. cmd opens the command window; 2. cd to the pic32-upgrader file where you inst...[Details]
RF/Wirelessly
京公网安备 11010802033920号
EEWORLD
