201P42W473ZK3C datasheet, PDF - EEWORLD Datasheet

201P42W473ZK3C: DescriptionCeramic Capacitor, Ceramic, 200V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.047uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

201P42W473ZK3C Overview

Ceramic Capacitor, Ceramic, 200V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.047uF,

Parameter Name	Attribute value
Objectid	863780964
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.047 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	14.986 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	80%
Rated (DC) voltage (URdc)	200 V
series	P(SMT)
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

Experts summarize common commands of embedded Linux GCC: 1. Introduction GCC means just GNU C Compiler. After so many years of development, GCC no longer supports only the C language; it now also supports Ada, C++, Java, Objective C, Pascal, COBOL, and Merc...; jingcheng ARM Technology

Download "FPGA Application Development Introduction and Typical Examples" pdf: Huaqing Yuanjian 10th Anniversary Special, Well Worth Reading...; 疾风追马 FPGA/CPLD

Question about TBSSEL_2: P4DIR|= BIT1+BIT2+BIT3+BIT4; // P1.2 P1.3 outputP4SEL|= BIT1+BIT2+BIT3+BIT4; // P1.2 TA1 mode P1.3 TA2 modeTBCTL = TBSSEL_2+MC_1+ID_3 ; // SMCLK, clear Tar, start Timer_B in incremental mode, divide b...; t_shaojun126 Microcontroller MCU

Recruiting Windows CE application development engineers in Shenzhen: Our company is recruiting engineers who are familiar with Windows CE application development or proficient in Win32 application development. Fresh graduates are not limited. pz_forever@126.com provide...; weishutian Embedded System

Don't brick my power supply: [i=s]This post was last edited by okhxyyo on 2015-10-26 13:15[/i] [align=left]Reposted from deyisupport[/align] [align=left][b]Author: [/b][b]Vaibhav Desai [/b][b]and [/b][b]Ian Bower[/b][/align][alig...; okhxyyo Analogue and Mixed Signal

fpga key debounce: When you use an oscilloscope to look at the signal input to the FPGA when a key is pressed, you can see obvious jitter. The key is usually pulled up to 1, which is 1 when not pressed. However, when it...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components