EEWORLDEEWORLDEEWORLD

Part Number

Search

250X41W474MT4E

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.47uF, 1210,
CategoryPassive components    capacitor   
File Size480KB,4 Pages
ManufacturerJohanson Dielectrics
Download Datasheet Parametric View All

250X41W474MT4E Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.47uF, 1210,

250X41W474MT4E Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid757276957
package instruction, 1210
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.47 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.778 mm
JESD-609 codee0
length3.175 mm
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Embossed, 7 Inch
positive tolerance20%
Rated (DC) voltage (URdc)25 V
seriesX2Y
size code1210
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
width2.489 mm
x2y f
Ilter
& d
ecouPlIng
c
aPacItors
®
X2Y
®
filter capacitors employ a unique, patented low inductance design featuring two balanced capacitors
that are immune to temperature, voltage and aging performance differences.
These components offer superior decoupling and EMI filtering performance, virtually eliminate parasitics, and
can replace multiple capacitors and inductors saving board space and reducing assembly costs.
a
dVantageS
One device for EMI suppression or decoupling
Replace up to 7 components with one X2Y
Differential and common mode attenuation
Matched capacitance line to ground, both lines
Low inductance due to cancellation effect
a
pplicationS
Amplifier FIlter & Decoupling
High Speed Data Filtering
EMC I/O Filtering
FPGA / ASIC / µ-P Decoupling
DDR Memory Decoupling
102
2000pF 1000pF
152
3000pF 1500pF
222
4400pF 2200pF
472
9400pF 4700pF
.020µF .010µF
.030µF .015µF
.044µF .022µF
.094µF .047µF
0.20µF 0.10µF
0.36µF 0.18µF
0.44µF 0.22µF
0.68µF 0.33µF
0.80µF 0.40µF
<20pF <10pF
200pF 100pF
440pF 220pF
940pF 470pF
EMI Filtering
(1 Y-Cap.)
Power Bypass
(2 Y-Caps.)
CAP.
CODE
.078µF .039µF
0.94µF 0.47µF
474
XRX
100
220
270
330
470
101
221
471
103
153
223
393
473
104
184
224
334
404
SIZE
0402 (X07)
NPO
X7R
NPO
50
50
50
50
50
50
50
50
50
50
50
50
50
16
100 100 100 100 100 50
50
50
25
25
16
10
6.3
16
10
10
10
0603 (X14)
X7R
X5R
NPO
X7R
NPO
X7R
X7R
X7R
X7R
100 100 100 100 100 100 100 100 50
0805 (X15)
100 100 100 100 100 100 100 50
100 100 100 100 100 100 100 100 50
50
50
25
10
1206 (X18
1210 (X41)
1410 (X44)
1812 (X43)
VOLTAGE
RATINGS
6.3 = 6.3 VDC
10 = 10 VDC
16 = 16 VDC
25 = 25 VDC
50 = 50 VDC
100 = 100 VDC
500 = 500 VDC
100
100 100 100
500
500
500
100 100
100
16
16
10
25
100
100
16
100 100
Contact factory for part combinations not shown.
Filtering capacitance is specified as Line-to-Ground ( Terminal A or B to G)
Power Bypass capacitance is specified Power-to-Ground (A + B to G)
Rated voltage is from line to ground in Circuit 1, power to ground in Circuit 2 .
H
ow to
o
rder
X2y
®
c
apacitorS
100
VOLTAGE
6R3
100
160
250
500
101
501
=
=
=
=
=
=
=
6.3 V
10 V
16 V
25 V
50 V
100 V
500 V
P/N written: 101X14W102MV4T
X14
SIZE
X07=0402
X14=0603
X15=0805
X18=1206
X41=1210
X44=1410
X43=1812
W
DIELECTRIC
N = NPO
W = X7R
X = X5R
102
CAPACITANCE
M
TOLERANCE
V
TERMINATION
4
MARKING
4 = Unmarked
(Not available)
E
T
T
PACKING
=Embossed 7”
=Punched 7”
No code = bulk
Tape specs.
per EIA RS481
1st two digits are signifi-
M = ± 20%
V = NI Barrier with 100%
cant; third digit denotes * D = ± 0.50 pF
Tin Plating (Matte)
number of zeros, R =
*Values < 10 pF only
F = Polyterm
decimal.
flexible termination
102 = 1000 pF
104 = 0.10 µF
T = SnPb
5R6 = 5.6pF
X2Y® technology patents and registered trademark under license from X2Y ATTENUATORS, LLC
10
www.johanson dielectrics.com
105
2.0µF
20pF
44pF
54pF
66pF
94pF
1.0µF
10pF
22pF
27pF
33pF
47pF
protel99 layer cannot be set
I have opened all the layers in my protel99 software, but when I draw, I can only see a single layer and I can't see the flying wires. I want to be able to see both the top and bottom floorsStartFragm...
forumal PCB Design
A perverted usage of macro definition in C language
When debugging a program, we often need to output some debugging information. When debugging is completed, it is no longer needed. So how can we quickly switch between debugging and release status? Us...
冰人 Embedded System
Using vc33 under win7 32 bit
Hello everyone, I plan to control vc33 through the emulator XDS510PLUS under Windows 7 32-bit, but I found that it is incompatible and cannot be used. So I have a few questions to ask: 1) The relation...
xcuresme Microcontroller MCU
Request help!!!
Please help me if you are experienced with M430F5438!!!What is the function of the 10-bit frequency integrator in the clock system circuit block diagram of M430F5438? ? ? What is the purpose of settin...
雨西关 Microcontroller MCU
Huawei Logic Level Design Specification Textbook
Huawei Logic Level Design Specification Textbook...
guoxiao69 Analog electronics
Xilinx Spartan-6 LX9 Microblaze Trial Experience
Fortunately, I got the opportunity to try Xilinx Spartan-6 LX9 Microblaze. Thanks to EE and the administrator. I had some contact with Altera before and this was my first contact with Xilinx, learning...
常见泽1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 695  1812  68  2643  406  14  37  2  54  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号