500P22W475ZL3H datasheet, PDF - EEWORLD Datasheet

500P22W475ZL3H: DescriptionCeramic Capacitor, Ceramic, 50V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 4.7uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500P22W475ZL3H Overview

Ceramic Capacitor, Ceramic, 50V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 4.7uF,

Parameter Name	Attribute value
Objectid	864324411
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	4.7 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	9.525 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	80%
Rated (DC) voltage (URdc)	50 V
series	P(SMT)
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

My LM3S811 Exploration Journey (First): After receiving the lucky development board from eeworld, I was excited and stressed at the same time. I was lucky to get the development board, so I had to make something to share with everyone, and ...; 雨夏 Microcontroller MCU

Please help me, great gods: I want to make a running hour meter recently, which requires a TCP/IP interface and LCD display (0801). Which microcontroller is more suitable? Is there anything I need to pay attention to when design...; 刘小凯 Industrial Control Electronics

Embedded related physical books: Where can I buy physical books related to embedded systems in Chengdu? I always feel that electronic documents are hard to read....; eadou Embedded System

compile u-boot for beaglebone: Although Beaglebone has tools for making u-boot and kernel , modules cannot be added through tools during driver development, so we still need to compile u-boot and kernel, which involves environment ...; youyou_hu111 DSP and ARM Processors

Learn FPGA from Teacher Xia (8) The difference between reg and wire in Verilog: [flash]http://www.tudou.com/v/cz6jBcsFzSQ/v.swf[/flash]...; soso FPGA/CPLD

How to send a frame of data from low to high byte by byte?: After the data is framed, one frame contains 8 bytes, a total of 64 bits, fram[63 0]. Originally, it is sent from high to low, from fram[63] to fram[0] in order, and only one counter is needed. Now if...; scyshuier FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components