EEWORLDEEWORLDEEWORLD

Part Number

Search

IS43LD32320A

Description
Four-bit Pre-fetch DDR Architecture
File Size6MB,143 Pages
ManufacturerISSI(Integrated Silicon Solution Inc.)
Websitehttp://www.issi.com/
Download Datasheet Compare View All

IS43LD32320A Online Shopping

Suppliers Part Number Price MOQ In stock  
IS43LD32320A - - View Buy Now

IS43LD32320A Overview

Four-bit Pre-fetch DDR Architecture

IS43/46LD16640A
IS43/46LD32320A
1Gb (x16, x32) Mobile LpddR2 s4 sdRAM
FeAtURes
Low-voltage Core and I/O Power Supplies
VDD2 = 1.14-1.30V, VDDCA/VDDQ = 1.14-1.30V,
VDD1 = 1.70-1.95V
High Speed Un-terminated Logic(HSUL_12) I/O
Interface
Clock Frequency Range : 10MHz to 400MHz
(data rate range : 20Mbps to 800 Mbps per I/O)
Four-bit Pre-fetch DDR Architecture
Multiplexed, double data rate, command/ad-
dress inputs
Eight internal banks for concurrent operation
Bidirectional/differential data strobe per byte of
data (DQS/DQS#)
Programmable Read/Write latencies(RL/WL)
and burst lengths(4,8 or 16)
Per-bank refresh for concurrent operation
ZQ Calibration
On-chip temperature sensor to control self re-
fresh rate
Partial –array self refresh(PASR) – Bank & Seg-
ment masking
Deep power-down mode(DPD)
Operation Temperature
Commercial (T
C
= 0°C to 85°C)
Industrial (T
C
= -40°C to 85°C)
Automotive, A1 (T
C
= -40°C to 85°C)
Automotive, A2 (T
C
= -40°C to 105°C)
AUGUst 2014
descRiption
The IS43/46LD16640A/32320A is 1,073,741,824 bits
CMOS Mobile Double Data Rate Synchronous DRAMs
organized as 8 banks (S4). The deviceis organized as 8
banks of 8Meg words of 16bits or 4Meg words of 32bits.
This product uses a double-data-rate architecture to
achieve high-speed operation. The double data rate
architecture is essentially a 4N prefetch architecture
with an interface designed to transfer two data words
per clock cycle at the I/O pins. This product offers fully
synchronous operations referenced to both rising and
falling edges of the clock. The data paths are internally
pipelined and 4n bits prefetched to achieve very high
bandwidth.
AddRess tABLe
Parameter
Row Addresses
Column Addresses
Bank Addresses
Refresh Count
32Mx32
R0-R12
C0-C8
BA0-BA2
4K
64Mx16
R0-R12
C0-C9
BA0-BA2
4K
keY tiMinG pARAMeteRs
Speed
Grade
-25
-3
Data
Rate
(Mb/s)
800
667
Write
Read tRCD/
Latency Latency tRP
3
2
6
5
Typical
Typical
options
Configuration:
− 64Mx16 (8M x 16 x 8 banks)
− 32Mx32 (4M x 32 x 8 banks)
Package:
− 134-ball BGA for x16 / x32
− 168-ball PoP BGA for x32
Note:
Other clock frequencies/data rates supported; please
refer to AC timing tables.
Copyright © 2014 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be ex-
pected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon
Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
8/6/2014
1

IS43LD32320A Related Products

IS43LD32320A IS46LD16640A IS46LD32320A IS43LD16640A
Description Four-bit Pre-fetch DDR Architecture Four-bit Pre-fetch DDR Architecture Four-bit Pre-fetch DDR Architecture Four-bit Pre-fetch DDR Architecture
[LinkNode Review] 05 LinkNode plays with breathing light
This is actually using the duty cycle of PWM to control the brightness of the LED. It is a very common function for microcontrollers, but it is even more unimaginably simple under mbed. Before looking...
johnrey RF/Wirelessly
CC2530P2_0 trigger interrupt problem
I am testing the trigger interrupt of P2_0 port, and the configuration is as follows: void Exti_Init(void) {EA = ENABLE; ///Open the general interruptP2IEN |= 0X01; ///Open P2 interruptIEN2 = 1; //???...
s361021609 51mcu
5G MM Things
[align=left][color=#191919]Recently I’ve noticed that there are MMs hanging in many places...[/color][/align][align=left][color=rgb(25, 25, 25)]Some are lightly made up...[/color][/align][align=left][...
fish001 RF/Wirelessly
【Beetle ESP32-C3】4. Luat-OS environment deployment
I started using ESP from 8266, and jumped directly from Anxinke's Eclipse development to Arduino. At that time, I heard that Lua could also be used for development. Although I later purchased NodeMCU,...
sonicfirr RF/Wirelessly
A brief discussion on the differences between x86, DSP and SPARC
[size=4] There are three main types of processors that I have come into contact with, general-purpose microprocessors (MPUs), digital signal processors (DSPs), and SPARC platforms (short for Scalable ...
fish001 DSP and ARM Processors
How to design the debugging interface when KE06 works at 5V?
There is no ISP function, only SWD, but general debuggers are 3.3V, how to use this 5V? You can't burn the program on a 3.3V system and then install it on a 5V system, it's unrealistic!!!...
apleilx NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1778  2044  2839  2578  2597  36  42  58  52  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号